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C H A PTER I
IN TR O D U C TIO N

Traditionally bipolar transistors have monocrystalline emitters th a t are
contacted by metal, usually aluminum. However, the current gain of
conventional BJTs does not reach the highest values predicted by theory.
This is due to the high doping effects which limit the em itter injection
efficiency and/or high minority carrier recombination in the emitter [lj.
Silicon bipolar technology has reached a state of advancement th at the
device characteristics and circuit performance are not only determined by
the doping profiles but also by the emitter contact technology. In the last
few years polycrystalline silicon has been used increasingly as the emitter
contacting m aterial. Polysilicon contacted devices have made it possible to
achieve much greater em itter injection efficiencies, and possess the ability to
greatly increase the current gain a t a given base impurity doping
concentration.
The performance of bipolar transistors has been considerably enhanced
by the use of polysilicon as both a diffusion source and a contact for shallow
■emitter; devices. Improvements in packing density and switching speed have
resulted from the self-aligned structure [2], which has reduced device
parasitics, and the lower base current as compared to metal contacted
shallow em itter devices. W ith a lower base current, the base doping level
can be increased to reduce the intrinsic base resistance without sacrificing
the current gain of the original device [3]. Several researchers have
investigated enhanced gains in polysilicon emitter devices, suggested various
models to explain their operations, fabricated devices, and obtained good
results. However, none of them reported reproducible devices or data froiu
the devices they made in terms of beta variability.
The objective of this thesis lies not only in demonstrating th at
polysilicon em itter transistors have higher current gains than the
conventional shallow em itter aluminum contacted devices but also in
showing th a t the polysilicon em itter devices can be manufactured in a
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consistently reproducible manner.
In fabricating n+pn transistors, either arsenic or phosphorus can be
used as the dopant for the em itter region in monocrystalline silicon and for
the polysilicon contact. Arsenic was chosen for our process due to the
superior shallow doping profile th a t could be obtained. The shallow emitter
was formed in the monocrystalline substrate before the polysilicon was
deposited on th a t region to make a polysilicon contact, which is also doped
with arsenic. The em itter is then composed of both a monocrystallifte and
polycrystalline region.
The base currents of these shallow emitter devices are controlled by the
m aterial ,which is polysilicon contacting the emitter, and the interface
between the contacting m aterial and the emitter region under the contact.
There are three major different theories proposed to explain the
improvement in em itter injection efficiency and hence beta of polysilicon
contacted transistors. These theories and a model of the conduction
mechanisms in polysilicon are discussed in chapter II.
Polysilicon em itter contacted bipolar transistors were fabricated by the
introduction of two extra masking steps into an existing four mask
conventional shallow em itter bipolar process excluding isolation. The basic
process and process development are discussed in chapter III. Before devices
could be fabricated it was necessary to predict the device performance from
the proposed fabrication sequence. The process simulators SUPREM II and
SUPREM III have been useful in the design and optimization of integrated
circuit technologies. SUPREM II, however, does not model structures th at
utilize polysilicon. SUPREM III, on the other hand, is an improved process
simulator th a t can model up to five material layers, including polysilicon,
and was available in the Enginnering Computer Network at Purdue
University. Using SUPREM III, the proposed bipolar junction transistor
(BJT) structure was modeled and optimized with the existing implants,
oxidations, and design rules. The program has predicted th a t an acceptable
profile can be obtained by varying those parameters. This is also included in
chapter III. Other processes th a t were performed for the purpose of
developing the polysilicon em itter contacted devices are described. Their
characteristics are explained and compared with the test results.
Basic electrical measurements were made on both conventional devices
and polysilicon em itter contacted devices th a t were fabricated in the same
wafer and conditions except for the polysilicon contact part. Mainly
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enhanced current gain in the polysilicon emitter contacted devices, the
deviation in the current gain values, and resistance values for the contacts
over numerous devices are used as the evaluating criteria. The
measurement method and results of measurements are discussed in chapter
IV. Conclusions and recommendations are made in chapter V.
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CH APTER H
LITERATU RE REVIEW

2*1 Introductibn
The performance of bipolar transistor has been considerably improved
by the use of polysilicon either as an impurity diffusion source for the
emitter itself or as a contact for the shallow em itter of a conventional
transistor [3]. Improvements in packing density and switching speed or
current gain can be achieved compared to metal contacted devices. The use
of polysilicon as a diffusion source for the emitter leads to the self-aligned
structure, which reduces device parasitics and the device feature size.
A higher gain can be achieved, by the use of the polysilicon as a
contact for the shallow emitter, due to a reduction in base current, which in
turn is a result of improved emitter injection efficiency. Also, with a lower
base current, the base doping level can be increased to reduce the intrinsic
base resistance without sacrificing the current gain of the device, so th at
switching speed can be enhanced. Minimum ECL gate delays as low as 73ps
have been reported for the polysilicon self-aligned structure [4]. The
mechanism th a t contributes to the lower base current, of the higher current
gain, with polysilicon em itter contacts are explained in this chapter.

2.2 Current Flow and E m itter Injection Efficiency
This section pertains to the monocrystalline em itter and base regions
and follows conventional analysis for uniform doping and low level injection.
An investigation of the mechanisms th a t cause base current to flow is
fundamental in understanding the operation of bipolar transistors. An
understanding of the components Of the base current is required in order to
understand how the presence of the polysilicon contact and the interface
layer between monocrystalline and polycrystalline regions of the emitter
affect those components resulting to the higher current gain of the
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polysilicon contacted emitter devices.
The base currents of the conventional n+pn bipolar transistor mainly
consists of three components:
1)

recombination current in the base region, InE - InC

2)

recombination current in the emitter base depletion region, Irg

3)

recombination current in the quasi-neutral emitter region, IpE

For state-of-the-art transistors, the base width is very small and hence
the recombination current in the base re g io n a l) can be neglected. This is
due to the fact th a t most carriers(electrons) th a t are injected from the
em itter travel through the base region without recombining provided the
base width is much less than the minority carrier diffusion length. The
second component(Irg) dominates a t very low injection levels and depends on
the em itter base depletion layer width and the bulk recombination rates for
carriers in the depletion region. The third component(IpE) is mainly
determined by the doping level in the emitter, by band gap reduction effects,
and by the minority carrier (hole) lifetime in the emitter. In shallow emitter
transistors, em itter minority carrier recombination can be neglected, when
the em itter depth is so shallow th a t it is much shorter than the minority
carrier diffusion length. In this case most minority carriers would penetrate
through the em itter and recombine at the metal contact. Therefore, the
surface (i.e., contact) recombination current plays an important role for
shallow em itter transistors [5]. The current IpE is now dependent on the
em itter depth and not the minority carrier diffusion length. The base
current components are shown in Figure 2.1.
An im portant performance param eter in the analysis of a bipolar
transistor is the emitter injection efficiency, -y. This measures the injected
electron current compared to total em itter current for an n+pn transistor. It
measures the effectiveness of the emitter-base junction in injecting electrons
from the em itter into the base. Equation (2.1) is the definition of 'y.

I

^nE
InE

(2.1)

IpE "b Irg

At very low collector currents, the contribution of the recombinationgeneration current in the emitter-base depletion region may be large
compared with the useful diffusion current of minority carriers across the
base, so th a t the emitter injection efficiency is low. By minimizing the bulk
traps in the emitter-base depletion region, the recombination-generation
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Electron flux

Figure 2.1

Hole flux

Current components of conventional n+pn bipolar transistor.
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current can be reduced. At large collector currents, Irg can be neglected.
Therefore, equation (2.1) can be approximated by equation (2.2).

(2.2)

I

InP. + 'Ir

It should be noted th a t 7 gets close to unity as IpE approaches zero;
th a t is, as the em itter is more heavily doped, IpE becomes a smaller
percentage of Ig (similar to the n^-p diode current components). In actual
n+pn bipolar transistors, the departure from unity results from the
recombination of holes injected from the base into the emitter. It can be
recognized in equation (2.3a) assuming uniform doping,

I

InE
Ie

Db11Bo/W
Db^ bo

+

De Peo

I

0

D e Peo W

Db 11Bo Le
,where De and De are the minority carrier diffusion coefficients in the
em itter and base respectively; pE0 and nEo are the thermal equilibrium
minority carrier concentrations in the emitter and base respectively; and W
and L e are the quasi-neutral base width and the minority carrier diffusion
length in the emitter. In equation (2.3a) as pE0 is made much less than nEo>
by doping the emitter, NDE» N AB, then 7 approaches unity. Also, W « L E
helps 7 approach unity.
In order to reduce device parasitics and side wall injection effects,
shallow emitters were introduced. In very shallow emitter, Le is replaced by
WE, the em itter depth, as shown in equation (2.3b). Now W is much smaller
than WE, and in fact they are of comparable size. Equation (2.3b) points out
th a t 7 is reduced, hence the beta is reduced.
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I

I
, , d e Peo W

(2.3b)

I + —— “—:---Db nBo W e

There is another important performance param eter in the analysis of a
bipolar transistor. T hat is a base transport factor, aT, which is defined as
the ratio Of the electron current diffusing into the collector to the electron
current injected at the base-emitter junction in a n+pn transistor. In a well
fabricated device, which has the base width less than one tenth of the
minority carrier diffusion length, a T approaches unity. Therefore, the current
gain is controlled almost entirely by the emitter injection efficiency.
In actual n+pn transistors, at reasonable currents, the departure from
unity of 7 results from the recombination of holes injected from the base
into the emitter. It is obvious th at an improvement in current gain can be
achieved by a reduction in this back-injected base current. The use of a
heavily doped polysilicon layer either as a diffusion source for the em itter or
as a contact to a monocrystalline emitter region increases the current gain
by reducing the back-injected current component. There is, however, some
controversy as to how exactly this is brought about. It will be discussed in
the following sections.

2.3 Conduction M echanism o f Polysilicon E m itter
A controversy exists regarding the mechanisms th a t contribute to the
lower base current with polysilicon emitter contacts. A variety of theoretical
models have been proposed to explain the enhanced betas of polysilicon
em itter transistors, and those are broadly of two types.
The first is a tunneling model[6] th a t explains the improved gain in
terms of tunneling through a thin interfacial oxide layer. The second type of
model explains the improved gains in terms of the transport properties of the
polysilicon. Ning and Issac [2] showed th a t a factor of approximately three
improvement in gain was obtained when the shallow emitter was contacted
via a polysilicon layer, and this was explained by a lower mobility in the
polysilicon. These two models and other related mechanisms are investigated
in the following sections.

2.3.1 Tunneling Theory w ith Thin Interface Layers
The tunneling model through a thin oxide was originally proposed by De
Graaff and De Groot[6] and later improved by Eltoukhy and Roulston [5].
Recently Van Halen and Pulfrey[7] have gone so far as to demonstrate th a t
devices with an oxide interface layer can be modeled in exactly the same
way as metal-insulator-semiconductor tunnel devices.
The theoretical model of De Graaff and De Groot assumes direct
tunneling of both majority and minority carriers through the interfacial
layer and band bending at its interface. This model explains the increase in
em itter injection efficiency, based on the presence of a thin interfacial layer
between the monocrystalline and polycrystalline regions, with the quantum
mechanical tunneling of the carriers through the interfacial layer which
generally consists of oxidized silicon, preferably 20 to 30A thick. The oxide
layer must be as close as possible to emitter-base junction in this model.
Otherwise, it will only increase the device resistance. To obtain a higher
emitter injection efficiency in an n+pn transistor the tunneling probability
for holes should be low. To avoid a large extra voltage drop across the
interfacial layer which is more or less insulating, the tunneling probability
for electrons should not be too low [6]. The significance of this is th a t the
base current is suppressed, but the emitter current is not.
This model assumes th at the impedance of the interfacial layer for holes
is large and th at the hole current is determined by this impedance. It also
assumes the minority carrier injection at the monocrystalline p-n+ junction,
and th a t the tunneling model is not sensitive to the properties of the
polycrystalline layer. This last assumption is true only when the interfacial
layer or oxidized silicon is on the order of 20 to 30A thick. If the oxide is
extremely thin, less than 15A, then the impedance of the oxide for holes is
very small and the polysilicon layer plays an im portant role in determining
the base current. On the other hand, if the oxide is thick enough, greater
than 60A, then the injected holes cannot tunnel through the oxide and a
build-up of positive charge under the oxide takes place with concomitant
increase in the voltage drop across the insulator. Electrons, however, have
higher tunneling probability than holes and less effects will occur in the
electron tunneling. But if the oxide becomes very thick, electrons will also
be blocked. In this case, the emitter-base junction is almost zero biased and
the device behaves as an open circuit [5].
^ -
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The transistors with an interfacial layer fabricated by Graul et. al[8]
showed gains which were approximately seven times higher than
conventional transistors. The use of intentional chemically grown oxide
interface as a tunneling barrier to hole injection has been shown to give the
lowest base current. However, its use significantly degrades the high
frequency performance capability of the devices by increasing the emitter
resistance by an order of magnitude with respect to oxide-free interfaces,
increases the low current leakage and reduces control of the em itter profile
as the polysilicon is used as an impurity diffusion source [9,10]. These
devices also showed nonideal I-V characteristics and an unusual tem perature
dependence of the current gain. It is also difficult to achieve precise control
of the thickness of the interfacial oxide layer and thus difficult to get devices
with predictable characteristics [Il].
More recently, a conduction mechanism was suggested by H. Schaber,
B. Benna, L. Treitinger, and A. W. Wieder [12]. According to this model,
the emitter current is emitted by a combined thermal emission and tunneling
mechanism across an interface barrier of
~ 0.8V in the conduction band.
The base current flows via tunneling and recombination at the interface
traps. The overall mechanism is summarized as in Figure 2.2.

2.3.2 T ransport P roperties o f Polysilicon E m itter
The model to be discussed was originally proposed by Ning and Issac [2]
and other authors [13,14] have refined this model and incorporated more
detailed descriptions of the polysilicon structure. Neugroschel et al.[l5] have
suggested th at the transport properties vary across the PolysilicQni with the
gain being controlled by a highly disordered layer within approximately IOOA
of the interface.
Ning and Issac [2] attributed the improvement of the current gain to
minority carrier transport in the bulk of the polysilicon layer itself. The
polysilicon would extend the effective length of the emitter, while the low
mipprify pprrier mobility in the polysilicon would retard the trnnsppft pf
injected minority carriers. Neugroschel et al.[l5] have shown th a t a
reduction in base current is obtained, compared to devices with metal
contacts, only if arsenic is segregated to the polysilicon/monosilicon
interface. In addition, they suggested th at minority carrier transport is
dominated by a 200~300A highly disordered layer at the interface. This

n*-polysiliton - i ;------- p-sllicon

' 3 1 _ if _' i_

..V
T

V 30 3V

V8£

0.3V<V3£-0.5V “

_Sd

T

i..\

Vm -0,6V

I/

Figure 2.2

Energy band diagram a t different forward bias: (a) classical
transistor behavior, (b) thermionic emission and thermionic
field emission, and (c) direct tunneling through interfacial
layer. From Ref. 12.

region, if it existed, would be characterized by a very low minority carrier
mobility.
Ning and Issac [2] demonstrated experimentally th a t the current gain
improvements are related to the transport of minority carriers in the heavily
doped polysilicon. They fabricated polysilicon contacted em itter transistors
which have no intentional interfacial oxide layer between the
monocrystalline and polycrystalline regions. They concluded th a t the current
gain enhancement is not determined by the polysilicon/monosilicon interface
properties, e.g., tunneling through an interfacial layer, but by the transport
of holes in the n+ polysilicon layer. A simple two-region (n+ monosilicon
region and n+ polysilicon region) model is presented which satisfactorily
1v•’
,
explains the experimental results in terms of lower hole mobility in the n+
polysilicon than in the n+ monocrystalline silicon.
The two-region model for a shallow monocrystalline em itter with an n+
polysilicon contact is schematically illustrated in Figure 2.3. If the
monocrystalline emitter is contacted by metal at W 1, the concentration
gradient will be very nearly linear with x because the em itter is short with
respect to the diffusion length of the injected holes. All injected
carriers(holes) from base are forced to recombined a t the ohmic contact and
the hole concentration for this case is represented by the dotted line. Since
the hole current is linearly related to the minority carrier concentration
gradient as shown in equation (2.4) [16], a steep gradient requires more holes
to be injected from the base and this implies a large base current.
dApE(x)
V w I4 w *) - qADE

dx

x=W ]+W2

(2-4)

If the monosilicon em itter is contacted with polysilicon instead of metal,
a different concentration gradient results in the monocrystalline region due
to a new boundary condition a t W 1. The gradient is less steep in the
monocrystalline silicon as shown in Figure 2.3. because the carriers are not
forced to recombine a t the ohmic contact once they traveled through the
monocrystalline region. Assuming a continuous concentration a t W 1, the
holes from the base continue to diffuse over a longer region, namely Region I
and Region 2, before they are forced to recombine a t the ohmic contact.
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Figure 2.3

Schematic illustration of the two-region model for shallow
em itter with n+ polysilicon contact.
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This is true if there is no trapping sites or defects at the
polysilicon/monosilicon interface. The gradient in the polysilicon may be
much steeper than in the monocrystalline region since the average minority
carrier lifetime in polysilicon is much lower than similarly doped monosilicon.
This is attributed to the fact th a t the grain boundaries of polysilicon can
act as recombination centers or trapping sites [17]. Even though the steeper
hole gradient of Region I must be supported, the base current for the entire
structure is lower than the metal contacted shallow emitter case because the
holes can diffuse longer. In other words, fewer holes are needed from the
base to support the concentration gradients of the combined Region I and 2
of the emitter. The hole concentration gradient in Region 2 depends on the
surface recombination a t the polysilicon/monosilicon interface. Higher the
surface recombination rate is, steeper the hole concentration gradient in
Region 2 is.
The two-region model th a t has been used to explain the reduction in
base current is in agreement with experiment results th a t show holes having
lower mobility in the n+ polysilicon than in the n+ monocrystalline silicon
[18]. This model also shows a dependence of the hole current on the
polysilicon thickness. As the thickness increases, the reduction in base
current is improved. However, the improvement levels off once the polysilicon
thickness increases beyond some point. It is found th a t the optimal thickness
of the polysilicon is 450~900A [19] because of added resistance for thicker
polysilicon layer and low minority carrier mobility in it.
Even though this two-region model satisfactorily explains the enhanced
current gain in terms of lower hole mobility, it seems to be oversimplified
without including effects such as a possible energy bandgap difference, a
doping concentration difference between the n+ monosilicon and the n+
polysilicon, and possible hole recombination a t the polysilicon/monosilicon
interface [2].

2.3.3 M inority Carrier Injection into Polyailicon C ontact
The most recent analysis concerning the physics of minority carrier
injection into polysilicon contacted emitters was presented by P atton et
al.[3]. Through a series of experiments they correlated the base current to
the structure of the polysilicon /monosilicon interface.
This work
concentrated on devices with a "clean” polysilicon/monosilicon interface, i.e.,

devices given a BHF-dip etch prior to the polysilicon deposition to minimize
any oxide contamination. Although the chemical composition and structure
of the polysilicon/monosilicon interface and polysilicon grain boundaries are
now becoming better understood, the local atomic arrangement and the
nature of the chemical bonds in these regions are not known. It has been
realized th a t this limits the possibilities of doing realistic modeling based on
the properties of these regions. In any one device, it is possible th a t some
regions may be controlled by tunneling through the native oxide layer while
other regions, where the oxide has become discontinuous, are controlled by
other mechanisms.
A novel approach was taken in the modeling of transport in emitters to
quantify the minority carrier blocking properties of the polysilicon contacts.
Their approach did not require assumptions about the interface and grain
boundary properties. From a solution of the minority carrier transport
equations, the relative importance of transport, surface recombination, and
bulk recombination of minority carriers in the devices were identified [3].
From those results, the relative importance of the polysilicon/monosilicon
interface and of the polysilicon grain boundaries in influencing minority
carrier injection into the emitters were determined. For the comparison of
the devices fabricated under different conditions, only the base current
characteristics could be used. Recombination in the base-emitter depletion
region and series resistance effects can be subtracted from the base current
characteristics by using a curve fitting technique as illustrated in Figure 2.4.
W hat remains is the component due to minority carrier injection into the
emitter.
All of the physics of minority carrier injection lies in the constant, Ibs,
which is in the equation listed on Figure 2.4. However, Ibs has both an area
and a perimeter component, the latter being difficult to model. For large
devices (with em itter dimensions of 200/z x 200^, the area component can be
extracted directly from Ibs and is known as Joe, the emitter saturation
current density. When J oe is extracted for all devices, this param eter is used
to study minority carrier injection into the polysilicon contacted emitter.
The extraction of J oe from the base current characteristics of the devices
provides a direct measure of minority carrier injection into the em itter as a
function of the various processing param eters. There are several factors
which determine the value of Joe : recombination in the single crystal silicon
em itter, the transport of minority carriers across the monosilicon emitter
region to the contact, and recombination a t the contact. In the case of a
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Figure 2.4

Gummel plot of a polysilicon contacted device which illustrates
the extension of Joe, the emitter saturation current density,
from the base current characteristics. From Ref. 3.

polysilicon
contact,
recombination
can
occur
both
at
the
polysilicon/monosilicon interface and in the polysilicon layer itself. However,
if minority carriers are blocked from entering the polysilicon by an
interfacial oxide layer, as suggested by De Graaff and De Groot [6], then the
contact recombination will mainly occur at the interface.
As
the
processing
conditions
are
varied,
both
the
polysilicon/monosilicon interface and the characteristics of the polysilicon
Cdhtaiet Will change. This means th a t the relative contributions Of bulk
recombination, bulk transport, and contact recombination in determining J oe
will vary. To exact quantitative information about the electrical properties
of the contact alone, recombination and transport effects in the single
crystal silicon must be removed from the analysis. This can be accomplished
by solving the minority carrier transport equations for the single crystal
silicon portion of the emitter. For this procedure, the technique of del Alamo
and Swanson [20] was used. From the measured values of Joe (which can be
extracted by using the methods shown in Figure 2.4) and emitter doping
profiles, the hole current, J p(x), and the separation of the quasi-Fermi levelsj
V(x), can be determined at any point in the monocrystalline portion of the
emitters, as illustrated in Figure 2.5. These distributions establish the
relative importance of recombination and transport in the monocrystalline
em itter and of recombination at the polysilicon/monosilicon interface.
Recombination
lumped param eter,
velocity of minority
for the hole current

at and in a contact is typically characterized by the
Sp, which is defined as the effective recombination
carriers at the contact. The following relationship exists
a t the interface (x = W E):

Jp (We ) — qSp(p Po) Ix = We
q V (w E)
v
—I
= qSpp0(WE) e xp- ——

(2.5)

where p0(x) is the equilibrium hole concentration. The extraction of Sp from
equation (2.5) is extremely inaccurate because P0(We ) must be evaluated
using the expression
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N ♦ PolySi

P Si

Figure 2.5

With the measured value of Joe and the emitter doping profile,
the minority carrier transport equations will yield the hole
current, Jp(x), and the separation of the quasi-Fermi levels,
V(x), at any point in the monocrystalline portion of the
emitter. The edge of the base-emitter depletion region on the
emitter side is at x — 0, the original polysilicon/monosilicon
interface at x = WE, and the polysilicon/metal interface i at x
= We + Wp. From Ref. 3.
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A E app(We)
Po(We)

---- -—-—exp
Nd(We) H

kT

( 2 . 6)

where ni0 is the intrinsic carrier concentration for undoped silicon and A E app
is the apparent bandgap shrinkage. Evaluating equation (2.6) requires an
accurate knowledge of the relationship between bandgap narrowing and
doping.
However, the dependence on the bandgap narrowing in equation (2.5)
can be removed by characterizing the contact by the product of Pq(We) and
Sp as given in the expression
J0S - qSpPo(WE)

(2.7)

where J0s is defined as the surface or contact saturation current density [20].
A parallelism exists between Joe, which is the saturation current density at
the junction, and J os, which is defined at the polysilicon/monosilicon
interface. This is illustrated in the following relationships for the hole
current and potential at the junction ( x = 0) and at the interface (x V^E).

Jp(O) - Jpe

J p(We) = J os

QV(O)
kT

qV(WE)
kT

r

( 2 . 8)

I

(2.9)

An additional advantage of using J os is th a t it can be compared directly
to Joe in order to determine if the recombination or transport of minority
carrier in the single crystal silicon emitter are influencing the base current.
For certain values of J os, recombination and transport effects in the bulk or
monosilicon portion of the emitter are negligible. In these cases, the device is
limited by surface recombination and Jos and Joe are approximately equal.
When the surface recombination rate is low (i.e., when Jos is small),
recombination in the bulk may be an appreciable part of the hole current
injected into the emitter. As a result, Joe will be greater than J os.
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Alternativelyr When the recombination rate at the contact is high, as in the
case of metal contact, the transport of minority carriers to the contact may
limit recombination there. As a result, Joe would be limited to a value th at
is lower than Jos.
Increased arsenic penetration into the monosilicon region increases bulk
recombination and adds to the barrier for minority carrier transport. When
bulk recombination is a significant factor, Joe will increase as a result of
additional arsenic penetration. In this case, if Joe were used to study
changes in the electrical properties of the contact with processing
parameters, the increase in J oe might be incorrectly interpreted as an
increase in contact recombination. Alternatively, when recombination at the
i'
contact is limited by the transport of minority carriers in the monosilicon
emitter, the opposite effect also can occur: an increase in the recombination
rate at the contact may not be fully reflected by an increase in J oe. In this
case, if Joe were used to study changes in the characteristics of the contacts,
these changes would be underestimated.
It is clear from the above discussion th a t J08 is the best param eter for
characterizing the electrical properties of a contact. However, the previous
discussion also illustrates th a t the contact is only one of three factors which
affect the injection of holes into an emitter. Since Joe is a direct measure of
the injected hole current, Joe is the relevant param eter for studying the
behavior of a device. To put the Joe value in perspective, they have been
compared to simulations of the two alternative contacting schemes [3].
In the simulation, the minority carrier transport equations are solved
for the single crystal silicon portion of the emitter, except th a t the
polysilicon contact has been assumed to be replaced by metal. W ith a metal
contact, V(Wg) in Figure 2.5 is zero. With this boundary condition and
•
'
'
■
.
'I
em itter doping profile, Jp(x) and V(x), can be determined at all other points
in the monocrystalline emitter. From this new solution, Joe can be
calculated for the metal contacted structure. The difference value for this
simulated value of Joe and the experimental value for the polysilicon
contacted device is a measure of the actual improvements th at has occurred
by using polysilicon instead of metal for the same emitter profile in the
single crystal silicon.

C H A P T E R in
PRO CESS DEYELOPiMENT

t This chapter discusses the process development th at was done to
fabricate consistently reproducible polysilicon contacted emitter devices with
enhanced current gain over conventional metal (Al) contacted devices.
Preliminary polysilicon contacted emitter devices and conventional
tnetal contacted emitter (control) devices were fabricated in the same die
and tested to obtain proper parameters for the process. Then a new mask
set was designed. The process was simulated with SUPREM III process
simulation program along with the process development to determine
optimum implant energies, doses and thermal cycles for the devices.
There are numerous variables for the entire process: dopant species for
the single crystal shallow emitter and the polysilicon contact layer, doses of
dopant species, deposition technique and related parameters, polysilicon
annealing tem perature, polysilicon thickness, and so on. After several
fabrication runs and their evaluations, the basic full process was established
ahd their results were used as a basis for the further development.
Main
interests are
polysilicon
deposition
techniques
ahd
polysilicon/monosilicon interface treatm ents. LPCVD and PECVD are two
polysilicon deposition techniques used for the process development. All
evaluations are done with a comparison of the current gain for the
enhancement and em itter contact resistance of the polysilicon versus control
bipolar transistor.

3.1 P rocess O utline
Four types of devices were fabricated (Figure 3.1): a standard BJT
(control) device called sub", polysilicon contacted em itter device called
"icon", polysilicon em itter device called ' em", and combination of the second
and third type called "2con". In order to fabricate all 4 types of devices on
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Four types of devices designed on test mask
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a wafer, six masks are needed: base pattern, emitter pattern, polysilicon
contact openings, polysilicon pattern, metal contact openings, and
metallization pattern. No passivation layer was used for these experiments.
All four types of devices were fabricated identically up to and including
the emitter drive-in step. Thus the observed differences in device
characteristics are attributable, unambiguously, to the different polysilicon
contact technology. In addition, the Al contacted devices were made on the
same wafer and in the same die with the polysilicon contacted devices, so
th at both devices have almost identical emitter and base profiles. Profiles
may be affected by surface conditions, i.e. whether the surface is oxide or
polysilicon. However, their effects are considered negligible on the device
characteristics. Therefore, small variations in device characteristics can be
detected and attributed to the polysilicon emitter-contact effect.
In preliminary device fabrication runs, it was investigated how different
surface treatm ents prior to polysilicon deposition influence the electrical
properties of polysilicon emitter transistors. In particular, devices similar to
the "em" devices of Figure 3.1 were fabricated and tested. With the control
BJT device as a reference, devices with two types of surface treatm ents were
compared. One was with BHF dip etch and the other was with RCA clean.
The basic fabrication process used is as follows:
1) initial oxidation
2) mask #1 - base
3) boron implant
4) oxidation and drive-in
5) mask # 2 - emitter
6) arsenic (or phosphorus) implant
7) oxidation and drive-in
8) mask # 3 - polysilicon contact windows
9) polysilicon deposition (LPCVD or PECVD)
10) arsenic (or phosphorus) implant
11) mask # 4 - polysilicon pattern
12) polysilicon annealing
13) mask # 5 - metal contact windows
14) mask # 6 - metal pattern
15) metallization (sputtering Al-Si)

To carry out the above process, preliminary control devices and polysilicon
emitter devices were fabricated and tested. Once these results were
evaluated, a set of new photoplate masks were designed and process
modifications were made. The process design was simulated by SUPREM III
simulator while the test mask set was designed and laid out on the graphics
system available at Purdue university.

3.1.1 P relim inary C ontrol and P olysilicon Devices
Several fabrication runs were made to determine what problems might
occur in modifying Purdue’s standard bipolar process to accommodate the
polysilicon em itter devices. Standard phosphorus doped em itter bipolar
transistors were developed and fabricated in our laboratories. The emitter
was TOO^ by 80// and the total base was 217// by 120//. It must be noted
th a t these devices were not made with a buried layer and hence would have
large collector resistances. The emitter junction depth was simulated as
0.35// and the base width as 0.52//.
W ith the control device as a reference, several wafers were processed
together through the base diffusion and drive steps. For the standard BJT,
the collector contact and em itter were implanted with phosphorus and
diffused simultaneously. For the polysilicon emitter devices the em itter
window was not opened in the oxide for the implant, but the window for the
collector was opened. Due to the fact th a t the polysilicon em itter devices did
not have the implanted emitter, they would have larger base widths as
compared to those of the standard BJT. Therefore, we could not expect as
large a beta enhancement with the polysilicon emitters as would be the case
if the base widths are the same between them.
The polysilicon was deposited after opening windows in the em itter of
the polysilicon em itter devices and trying two types of surface treatm ents.
One set of wafers was given a buffered hydrofluoric acid (BHF) dip to
remove as much of the native oxide as possible; the other set was given the
RCA clean [9] which creates a thin 15~20A silicon-dioxide layer. The RCA
clean consisted of a ten minute boil in a solution of NH40H:H20 2:H20 in
proportion 1:1:5, followed by a ten minute boil in a solution of
HCL:H20 2:H20 in proportion 1:1:6. The polysilicon was deposited in the
LPCVD tube a t 620 0C for 50 minutes and then doped with phosphorus for

20 minutes at 900 ° C.
The polysilicon emitter devices with a BHF dip would probably have a
nearly oxide free interface and represent the case of some impurities
diffusing from the polysilicon to form a very shallow emitter or create the
emitter-base junction near the surface of the monosilicon base region. Those
with the RCA clean surface treatm ent would have the oxide barrier to give
a heterostructure to the emitter-base and hence a good hole blocking barrier
to the base current component ( due to the holes injected to the emitter), as
described by the tunneling theory in chapter 2. The RCA devices have
shown to produce a good beta enhancement over the standard BJT. Table
3.1 shows the results of these preliminary fabrication runs after measuring
the transistor characteristics with an HP4145A Semiconductor Param eter
Analyzer. In the table only the peak betas are recorded and averaged over
the number of samples measured. The standard or control BJT had the
betas in the range expected from the standard process. Typically they have
an Early voltage of about 68 to 74 volts. For the polysilicon em itter device
with a BHF dip the betas were much smaller due to the large base width.
The RCA clean devices had a maximum beta enhancement of greater than 3
and an average of 2.66 over the control devices. Maximum beta would have
been greater if the base width of the polysilicon emitter device is same as
th at of the standard BJT. Figures 3.2 through 3.4 illustrates some of the 1V data taken on the devices.

3.1.2 L ayout
The preliminary results were quite encouraging and gave several
insights into the design of a better fabrication process (to include polycontacted emitter devices) and to layout a group of process evaluation test
structures and BJT transistors. The layout is divided into four quadrants
and each quadrant consists of three dies of transistors, two test areas, and
one separated area including resolution marks and alignment keys.
Each die consists of transistors with same emitter size and four different
types of devices formed into an array. They are labeled as ’sub’, ’Icon’, The
em itter sizes are 18// x 18//, 28// x 28//, and 36// x 36//. The variations in
emitter size are mainly to compare the differences in I-V characteristics and
performances with area. Things th at can be compared are current gain,
contact resistance, base resistance, and potential drop in the base region,
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Table 3.1

Maximum current gains of preliminary devices.

Devices

Numbers
Observed

Peak Beta
Max.

Peak Beta
Min.

Peak Beta
Average

ControTBJT
RCA Poly
BHF Poly

6
' 2 ■
11

206
635
60.4

175
386
4.2

191.5
510.5
18.55
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etc. The base regions and collector regions differ depending on the emitter
size. The base regions range from 52// x 30// with 18// x 18// emitters to
124// x 80// with 36// x 36yu emitters. Their large variance is due to two
additional masking steps, which are polysilicon contact windows and
polysilicon contact definition. The collector regions vary from 30// x 18/i to
60/i x 36// respectively. The bonding pads are all 200// x 200// to conserve
space and yet have easy bonding.
The test wafer layout of a full wafer is shown in Figure 3.5. It is noted
th at the layouts in each quadrant have the same components and the four
quadrants are almost symmetrical. A layout of the quadrant I of the wafer is
shown in Figure 3.6. As shown in Figure 3.6, every transistor is numbered so
th at they can be identified when one tests these devices. In one quadrant
there are twelve devices of each type and size. Eventually, forty eight
devices of each type and size are available. The large features on the outer
side of the wafer are for the spreading resistance probe measurements, one
for each step of the process. Note they are arranged around each quadrant.
There are two process related test areas in each quadrant. The layout
of test areas is used to determine process characteristics, and to help debug
the transistor array. One test area, as shown in Figure 3.7, consists of foursets of 1024 transistors connected in parallel, in which each set consists of
transistors of the same type and three very large transistors. The three
large transistors in this test area are ’Icon’, ’em’, and ’sub’ devices with
256// x 256// emitters, and 288// x 368// base regions. They are fabricated for
the comparison with other small devices in the other areas of th a t quadrant.
They are good for comparison since they have less edge effect from the
perimeter due to very large base and em itter regions. The 1024 transistors
connected in parallel have the smallest emitter size, 18// x 18/i, and share a
common collector. They are used to check the quality of the m etal contacts
to different types of the transistors and to compare area to perimeter effects.
Figure 3.8 shows the other test area and its elements, which are
resistors, contact chains, diodes, and capacitors. Resistors are included in
each quadrant to measure the sheet resistances of the different regions
corresponding to transistors. These regions are represented by the base
diffusion, emitter diffusion, base pinch resistor under em itter region, doped
polysilicon, and base pinch resistor under polysilicon.
The base, emitter, and doped polysilicon sheet resistances must be
reasonably low to avoid excessive voltage drops in both control devices and
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Figure 3.8

T est area containing resistors, capacitors, chain of contacts,
diodes, and substrate contacts.
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in polysilicon contacted emitter devices. These resistances also can be used
to check the accuracy of the SUPREM simulations. Furthermore, they can
be extracted for the purpose of simulating future circuits. The contact
chains are used to check the quality of the metal to semiconductor contacts
to the various silicon and polysilicon regions.
Resolution marks and alignment keys are located separately from the
other parts, as shown in Figure 3.9. All alignments are basically made on
the previous mask levels. The resolution marks are used to check for
catastrophic errors during the masking and etching steps. The smallest
resolution marks are 5// lines with 5/x spaces.
The final set of masks include 48 devices of each type and size (4 types
and 3 sizes), two test areas, and the area including resolution marks and
alignment keys.

3.2 Process D evelopm ent
The objective of this thesis lies not only in demonstrating th a t the
polysilicon contacted emitter devices have higher current gains than
conventional aluminum contacted devices but also in showing th at the
polysilicon contacted emitter devices can be fabricated in a consistently
reproducible manner.
From the results of preliminary devices, the polysilicon emitter devices
(em) with an intentional oxide layer made with RCA cleaning, seem to have
better beta enhancement than the devices with BHF dip etch. The use of
intentional chemically grown interface oxides as a tunneling barrier to hole
injection has been shown to give the lowest base currents. However, the
oxide barrier significantly degrades the high performance capability of the
devices by increasing the emitter resistance by an order of magnitude and
increasing the low current leakage [9,10].
For small emitters, this series resistance severly limits the speed and
transconductance of the BJT device. In addition, the chemical oxide slows
the diffusion of arsenic, when using the polysilicon as a diffusion source, from
the polysilicon layer into the single crystal substrate. The em itter junction
th at is formed during annealing can be too close to the
polysilicon/monosilicon interface, resulting in nonideal diode behavior [21].
Annealing a t high temperatures can reduce the em itter resistance and the

Figure 3.9

Resolution marks and alignment keys.
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leakage by breaking up the chemical oxide and diffusing the junction deeper
into the substrate. However, these improvements are achieved at the
sacrifice of a higher base current, a wider base width, and a nonuniform
interface.
It is known th a t the common-emitter current gain, /9, of silicon n+pn
bipolar transistors with shallow emitters depends strongly on the em itter
technologies. Particularly, for the polysilicon contacted emitter devices, the
high gains are only obtained if the monocrystalline part of the em itter is
extremely thin (< 0.1 pm) so th a t the substrate recombination of holes in
th at region is minimized [22]. The polysilicon em itter devices (em) may
produce higher current gain enhancement than the polysilicon contacted
emitter devices (icon). However, they have been shown to produce variable
beta enhancement ranging from 0 to 10,000. This implies reproducible
diffusions are difficult to obtain. Moreover, the polysilicon emitter devices
(em) have different em itter and base impurity profiles in the substrate silicon
indicating th a t the direct comparison with the control devices (sub) is not
appropriate.
On the contrary, the polysilicon contacted em itter devices and the
control devices have almost identical substrate doping profiles, so th a t they
can be directly compared. Observed differences in device characteristics can
be attributed to the polysilicon contact effect. The advantage of the
polysilicon contacted em itter device structure is th a t the doping profile in
the monosilicon substrate is only minimally affected by the polysilicon for
short annealing period.
Therefore, in this chapter, fabrication procedures and experimental
results will be presented on the polysilicon contacted em itter devices (Icon)
without any intentional interfacial oxides. Much of this work is to
investigate the effects of and how to remove any "native" oxide a t the
interface. Procedures were simulated with SUPREM III in order to estimate
the process param eters for the fabrication development.

3.2.1 P rocess T argets
As mentioned earlier, the main objective is to establish the fabrication
procedures th a t would produce consistently reproducible polysilicon
contacted em itter devices with enhanced current gain over the conventional
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aluminum contacted devices.
First of all, in order to obtain high current gains, the base width should
be as thin as possible, so th a t the average diffusion length of the minority
carrier, electron in this case, is much longer than the base width. Bipolar
devices th at have been properly scaled down, however, have a limiting base
width of about 25 nm [23]. Because the base width is determined by the
difference between the depths of the base-collector junction and the
emitter-base junction, narrow base widths require the emitter depth to be
reduced proportionately to m aintain base width control and reproducibility.
Another issue th a t should be considered in the evaluation of a given doping
profile is the ratio of doping concentration of the base and emitter. The base
doping must be low enough so th a t it does not degrade emitter injection
efficiency. If it is too low, however, the collector will punch through the
emitter. Because punch-through must be avoided, it is necessary to consider
the voltage th at will be applied to the device terminals. Depletion layer
widths must be calculated to confirm th a t punch-through will not occur at
reasonable voltages.
The effect of very high doping concentration in the emitter should be
considered. As the em itter doping becomes very high the bandgap narrowing
and the Auger recombination effect cause reductions in the current gains.
The decrease in bandgap causes the intrinsic carrier concentration to be
higher. This in turn causes the injected, from base to emitter, minority
carrier concentration to increase and results in a corresponding decrease in
current gain. The Auger effect is a recombination mechanism th at involves
the direct recombination between an electron and a hole with a transfer of
energy and momentum to a free electron. At high carrier concentrations,
Auger recombination becomes important. There is also a reduction in the
minority carrier diffusion length. Since the em itter diffusion length is
decreased, the em itter injection efficiency is also decreased [24]. Therefore,
the emitter junction depth must be reduced to minimize the Auger effect.
The shallow em itter junction depth is also necessary for reducing the
sidewall effects, which play a significant role in the performance of the
transistor when the lateral dimensions of the em itter are in the same order
of magnitude as the emitter-base junction depth [25].
Secondly, in order to have the capability of fabricating the polysilicon
contacted em itter devices in a consistently reproducible manner, it is
necessary to have an "oxide-free" polysilicon/monosilicon interface assuming
th a t the polysilicon layer itself dose not make a big effect. The presence of
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the chemically grown interface layer with RCA clean creates high baseemitter resistance value, so th at eventually the polysilicon contacted devices
may reduce the speed of circuit. Also, it is extremely difficult to control the
precise thickness of the interfacial oxide layer so th at the devices with
consistent electrical characteristics can never be fabricated. The devices in
this research, therefore, are given an BHF dip fetch prior to the polysilicon
deposition to minimize any oxide contamination and make a "clean"
•polysiliCpn/monosilicon interface. Despite this treatm ent, a thin layer of
contamination forms on the silicon surface during the- subsequentfexpohure,•Of
the wafers to water and air. This 'native" oxide can also generate high
base-emitter resistance, although not as bad as the intentional chemically
grown oxide. It is necessary to remove the native oxide to fabricate devices
with consistent electrical characteristics. The native oxide layer was found
to "break up" by thermal treatm ent a t high temperatures [3]. Another
possible technique is the plasma-etch of the native oxide before polysilicon
deposition in the PECVD reactor without breaking vacuum. Both methods
were studied in this work.

3.2.2. Basic Full F abrication P rocess
From several experiments with different parameters and their results,
the basic full process with final fabrication parameters was established. The
wafer set V3 was fabricated by applying this basic full process. Wafer
fabrication runs "A" through "U" were parts of the basic full process
development.
The basic full process consists of two parts, a fixed part th a t is the
same for all BJTs and a variable part concerning the polysilicon contact
only. The fixed part includes the process steps th at are common to both the
polysilicon contacted em itter devices and the conventional devices. They are
gettering, initial oxidation, base implant and drive-in, emitter implant and
drive-in, metallization and its annealing. The main purpose of the fixed part
is to create good shallow em itter "substrate" devices so th a t one can observe
the beta enhancement from the polysilicon contacted emitter devices over
the conventional aluminum contacted devices on the same die. The
variables are the process steps which can vary over the different set of
wafers fabricated. They are surface treatm ent before polysilicon deposition,
polysilicon deposition technique and its parameters, and arsenic implant into
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polysilicon and its annealing. The purpose of the variable part is to
optimize the param eters so th a t one can obtain not only a good beta
enhancement with low contact resistance but also small variations in the
beta values by making a "clean" polysilicon/monosilicon interface.

3 .2 .2 .1 Fixed P rocessing P art
The key features of the fixed part of this process are discussed in this
section. The starting m aterial is a Monsanto (111) n-type, phosphorus doped
silicon wafer with resistivity of 4~6 fi-cm (Np ^ lx l0 15/cm 3). After initial
cleaning of the wafer, which is listed in Appendix A, the wafer is oxidized in
order to mask the front side during gettering. A reasonable thickness of
2500A is chosen to make the oxide easy to etch. This is grown in about 25
minutes a t IOOO0C.
Small concentrations of impurities and defects can have deleterious
effects on silicon bipolar devices which lead to very poor yields. Even if the
fabrication was done under completely contamination-free conditions a
number of process induced defects still limit the circuit yield. This problem
has led to a number of studies which have shown the ability of gettering
operations in overcoming defects and contamination problems arising during
processing. The basic idea of gettering is to remove undesirable defects and
impurities from the critical areas on the wafer where the devices are
fabricated [26].
Defects and other types of contamination may effect the performance of
devices by introducing energy levels within the forbidden bandgap of silicon,
where they act as recombination-generation centers and traps. Metallic
impurities can result in a direct, unwanted, and often unstable contribution
to the electric field in the active area of the devices. These lead to the two
major problems frequently encountered in processing, degradation of
minority carrier lifetime and increase in the junction leakage current [27].
Several gettering techniques were investigated.
Among them,
polysilicon deposition on the backside of the wafer has been found to be very
effective. The grain boundaries, and high degree of disorder in polysilicon
are believed to act as a sink for mobile impurities [28]. After etching the
oxide off the back of the wafer, polysilicon deposition was performed in an
LPCVD reactor a t 620 0C for 80 minutes to deposit about a lp, thick layer

on the back.
After the gettering step, the polysilicon and the protective oxide on the
front side are etched using the etching techniques described in Appendix B.
Another oxidation was performed to provide masking for the base (boron)
implant. An oxide layer of 2500A was grown from wet oxidation a t 1000 ° C
for 25 minutes.
The base regions are defined on the initial oxide layer using the first
mask. Then the oxide in the base regions are wet etched with buffered
hydrofluoric acid. With the 2000~3000A oxide thicknesses and with the
reasonable size geometries, this etch performed satisfactorily. In order to
minimize the base-emitter junction depth and thus to have a narrow base
widths and a shallow emitter, the base implant is done at the energy of 25
keV, which is the lower limit for producing good metallurgical junctions.
The boron dose was chosen as 3 x 1013/cm 2 so as to prevent punch-through
because the emitter was very heavily doped.
The second oxidation is for the base drive-in. A shorter oxidation time
yields a steeper concentration profile. Here, the desired oxide thickness was
determined by the energy of the emitter implant. There were two choices in
the em itter dopant species, phosphorus and arsenic.
Arsenic has the highest solid solubility of the common n-type dopants.
Since the arsenic atom is larger and has much lower diffusion rate than the
phosphorus atom, it does not penetrate as far into the silicon as the
phosphorus atom. The required high doping concentration in the emitter
can thus be obtained with a shallower junction and steeper profile using
arsenic as the dopant. As described earlier, a shallow emitter junction is
desired in polysilicon contacted emitter devices for higher current gain since
it reduces sidewall effects of the base-emitter metallurgical junction.
Therefore, arsenic was used for the emitter implant in the single crystal
region.
The emitter regions are defined on the second oxide layer using the
second mask. The oxide in the emitter regions are etched with the same
technique as before, and the arsenic implant is performed a t 25 keV. The
arsenic dose was chosen as lx l0 15/cm 2 in order to create a steep impurity
profile with high doping concentration. The oxide thickness needed to mask
the em itter implant was calculated analytically and determined to be
0.8 x (0.02 + 4.3 x 0.007) = OMfJ, = 400 A

The 0.8 term in this equation is the relative stopping power (ability to stop
the ions) of the oxide versus silicon, the 0.02 term is the implant range in
silicon, the 0.007 term is the implant straggle in silicon, and 4.3 multiplied
by the straggle gives the depth where the concentration drops to I /10,000 of
the peak concentration. This oxide thickness is grown with a lOmin, 1000 C
wet oxidation after the boron implant [29].
The third oxidation is only long enough to activate the implanted
arsenic ions, and to anneal the physical defects in the silicon caused by the
implant. In this case, a wet oxidation is also used because the faster growing
oxide pushes the arsenic at the surface into the silicon as the oxide grows,
resulting in a steeper dopant profile. The minimum activation-anneal time
was found to be 10 minutes at QOO0C [30]. A full anneal is critical to
eliminate silicon defects which would cause large leakage currents due to
Shockley-Read-Hall recombination.
All of the dopants implanted into the surface take advantage of the
better dosage and depth control available with ion implantation as
compared with pre-deposition tube techniques. All the ion implants were
performed by the laboratory technicians. The wafers, dose, energy and
dopant species need to be submitted to the technician for processing.
The metallization step is done toward the end of the process and this is
also a common step to both polysilicon contacted emitter devices and control
devices. Metal patterns are defined with the last (sixth) mask. Then the
aluminum alloy sputtering was performed in the Perkin-Elmer RF sputtering
system. The aluminum contains 1% silicon in order to prevent spiking; This
step is described in Appendix G in more detail. The metallization etch uses
the "lift-off" technique to insure th at all of the metal between paths are
removed. W ith the silicon incorporated in the aluminum, the standard
aluminum wet etch did not work well, leaving behind chunks of metal. The
lift-off method is easy to use and gives better pattern definition. AJter the
lift off etch, the metal anneal was performed a t 400 0C in N2 for 20min to
create good metal/silicon contacts.
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3.2.2.2 Variabie P rocessing P art
The various processes involved with producing polysilicon are surface
treatm ent prior to deposition, deposition, dopant implant, and oxidation.
All of these processes are interdependent with all of the others. There are
two techniques th at have been used for making the polysilicon contacts, Low
Pressure Chemical Vapor Deposition (LPCVD), Plasma Enhanced CVD
(PECVD). In this section, the techniques and parameters used for the basic
full process are described. Other techniques are discussed in the next section.
After the fixed part of the process, the polysilicon contact regions are
defined on the third oxide layer using the third mask. Then they are
subjected to a 3 min BHF dip etch to open the polysilicon contact windows
on the monosilicon emitter regions where a polysilicon contacted em itter is
desired. The oxides on the control devices (sub) remain to mask the devices.
This is immediately followed by the deposition of an undoped polysilicon
layer using the LPCVD system. The wafers are positioned vertically in the
deposition tub with l/4 " spacing between wafers. They are placed in the
center zone of the heated LPCVD reactor. A detailed description of the
operation of the LPCVD system is contained in Appendix E.
As previously mentioned, the main objective of these variables is to get
a clean polysilicon/monosilicon interface without a native oxide. The
relative importance of this interface and of the bulk properties of the
polysilicon in influencing the emitter saturation current has been examined
by other researchers [2,3] by studying polysilicon deposition, annealing
temperature, doping level, and polysilicon thickness.
The thickness of the polysilicon is a process param eter th a t can be
varied and the research has shown th at the optimum polysilicon is not
o
o
thicker than 2000A Polysilicon thickness greater than 2000A are not of
interest since there is little improvement in the em itter injection efficiency
past this point. Ning and Issac [2] observed a weak dependence of base
current density on polysilicon thickness once the polysilicon contact is
thicker than 1000A. According to their results, the thinner polysilicon
contacted devices show a higher base current with all the devices having the
same polysilicon /monosilicon interface properties. This indicates th a t the
hole current is not determined by the polysilicon/ monosilicon interface
properties but by the transport of holes in the polysilicon layer. Therefore,
the 0.1'-'0.2// thick polysilicon layer was determined desirable for the
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polysilicon contact.
The experimental parameters are available for the Purdue Solid State
Laboratory LPCVD system [31]. The growth rate of polysilicon at 620 cC,
200mT, flow rate of 50sccm is about 120A /m in. Therefore, deposition for
IOmin would produce a polysilicon of little more than 1000A thick.
The following step is the implantation of the polysilicon layer with
dopants. In order to optimize the device performance within the constraints
of the existing process, two process param eters were varied:
i) the species used to dope the polysilicon and
ii) the dose and energy of the implanted dopant
Functional polysilicon contacted em itter devices with phosphorus doped
polysilicon have been reported in literature, but it was shown th a t using
arsenic as the doping species would result in a superior impurity profile [2].
Therefore, the polysilicon layer is implanted with arsenic and annealed in
wet oxygen.
Neugroschel et al.[l5] showed th a t segregation of arsenic to the
polysilicon /monosilicon interface is essential in obtaining low values of base
current. Similarly, Patton et al.[3] observed a dram atic reduction in the
emitter saturation current density and the surface saturation current, which
were described in chapter II, as the arsenic concentration increased from
3.3xl019 to lx l0 2°/cm 3. However, above lx l0 2°/cm 3 the dependence was
weak.
Polysiiicon doping levels below lx l0 2°/cm 3 should not be used for
typical devices because of the high series resistance and high base current
th a t would result. The high base current observed a t the lower doping level
can be explained by high recombination a t grain boundaries in the
polysilicon including the polysilicon/monosilicon interface, pseudo-grain
boundary, due to a high density of interface states. These trapping densities
result from the concentration of defects and dangling bonds which are
present at the grain boundaries. The segregation of arsenic has been shown
to affect the electrical activity of these regions. Several mechanisms have
been proposed to explain this change:
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1)

arsenic segregation to dangling bonds at the grain boundaries,
which decreases the density of trapping states

2)

segregation to sites other than dangling bonds, where the dopant
atoms can be easily ionized

3)

arsenic segregation th a t stimulates recombination of the grain
boundaries and, consequently, modifies the defect content of
these regions [32].

For , higher doping levels, i~ 2 x l0 20/cm 3, recombination at the
polysilicon/monosilicon interface and at the grain boundaries in the
polysilicon is reduced significantly, resulting in extremely low values of the
surface saturation current. However, this current decreased only slightly as
the doping level was increased from I to 2xl020/cm 3. This was explained by
the effects of arsenic segregation having either saturated or little additional
segregation occurring at these higher doping levels. In this higher doping
regime, it was found th a t the most significant param eter is the time and
tem perature of the anneal.
As the arsenic concentration in the polysilicon was increased from 2 to
5xl020/cm 3, the surface saturation current increased. This increase can be
explained by a lower minority carrier lifetime in the polysilicon due to the
higher doping level. As a result, recombination should increase in the
interior of the polysilicon grains and in the regions of the polysilicon layer
th a t might have realigned epitaxially to the monosilicon substrate.
During annealing, some arsenic would segregate in the grain boundaries
where they become electrically inactive. The active carrier concentration in
the polysilicon was found to be considerably lower than the chemical
concentration due to dopant segregation to the grain boundaries [32,33].
Therefore, in order to achieve carrier concentration of IxlO20/cm 3, higher
dose is needed for the polysilicon layer than for single crystal silicon. The
implanted energy and dose th a t produced the desired carrier concentration
O
in 1000A polysilicon layer are obtained by using an arsenic dose of
3xl015/cm 3 a t an energy of 25keV. The implant is sufficiently shallow so as
to confine the implant damage to the polysilicon layer and away from the
interface.
As mentioned previously, for good process control, it is necessary to
eliminate the oxide interface and boundary effects altogether. The next
step, annealing the polysilicon layer, is the key process th a t can take care of
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both problems.
Earlier work has shown th a t tem peratures of 850 and 900 ° C are
required to desorb the native oxide [34], In XTEM analysis [35,36] and the
work of Jergenson et al. [37], the native oxide layer was found to "break-up"
at high tem peratures and for high doping levels in the polysilicon. When
this happens, the polysilicon comes into direct contact with the singlecrystal silicon substrate and some fraction of the polysilicon realigns
epitaxially to the silicon substrate. More recently, from the experiments of
Patton et al.[3], it was shown th a t in the doping level of I to 2xl020/cm 3,
the most significant param eter is the time and tem perature of the anneal.
When the anneal conditions were 1000°C/30min or 900°C/3-h, an increase
in the surface saturation current occurred compared to a 900° C /l-h anneal.
The increase in this current with high-temperature processing can be
attributed to changes in the structure of the polysilicon/monosilicon
interface. The interface for the device annealed for 1-h at 900 0 C was
shown to be abrupt and few signs of epitaxial regrowth existed in XTEM
examination. However, as the time or tem perature of the anneal is increased,
the native oxide breaks up and epitaxial realignment occurs. When the
anneal conditions were increased to 10000C/30min, epitaxial realignment
structures extending several hundred angstroms into the polysilicon were
found to cover almost the entire em itter surface, while the oxide forms small
inclusions (20~30A in diameter) within the realigned polysilicon and near
the original interface. Here, the "original interface" refers to the position of
the polysilicon/monosilicon interface after polysilicon deposition and the
"regrown interface" refers to the polysilicon after annealing, i.e., after
limited epitaxial regrowth has occurred. For a 3-h anneal a t 900°C,
epitaxial realignment had occurred over a m ajority of the surface area.
Although the realignment structures typically extended no more than 50A
into the polysilicon, they clearly indicated th a t the native oxide layer had
broken up over a large portion of the surface.
The presence of a native oxide just increases the series resistance in the
polysilicon contacted em itter devices and incurs extra voltage drop between
base and em itter resulting in the degradation in the performance,
particularly in high frequency response. The removal of the interfacial oxide
by either the removal of the oxide layer due to heat treatm ent or the
epitaxial realignment a t the interface will create a good low resistance
contact between the polysilicon contact and the crystalline emitter. Since
one merit of the polysilicon contact is the extension of the em itter without

having its sidewall effects, the polysilicon contact should not cause a high
resistance in order to provide a beta enhancement to the polysilicon
contacted devices over the metal contacted devices.
For the polysilicon contacted em itter devices, the annealing time must
be as short as possible so th a t it does not change the emitter junction depth
and the base Width appreciably. Therefore, the annealing was done at
IOOO 9G for IOmin. After the implantation, the polysilicon patterns th a t
cover the polysilicon contact windows are defined with the fourth mask and
rest of the polysilicon is etched with RPZ poly etching. Then these regions
are annealed in wet oxidation. This anneal is long enough to obtain a
uniform doping level in the polysilicon and the temperature is high enough
to break up a large portion of the interface oxide resulting in a low emitter
resistance.1 Since the fraction of arsenic th a t outdiffused into the single" ,
crystal substrate is small, the average chemical concentration of arsenic in
the polysilicon is approximately the dose divided by the polysilicon
thickness.
•

■

'

The fifth mask defines contact areas for metal contacts. After the
contact windows are opened with a BHF etch, the metallization was done as
described in the previous section.
:
' . .■ ;
. I. ■
.■ ■ ■
,
3.2.3 Full P rocess Sequence

^

The basic full process sequence is as follows:
1) Wafer Clean
2) Hydrogen Burn Oxidation - 25min a t 1000 0C
3) Mask Front - AZ1350 Photoresist
4) BHF Etch (Back)
5) Remove Resist and Clean
6) Polysilicon Deposition (1/i) - 80min a t 620 ° C
7) Mask Back - AZ1350 Photoresist
8) RPZ Poly Etch and BHF Etch (Front)
9) Remove Resist and Clean
10) Hydrogen Burn Oxidation - 25min a t 10000C
11) Define Mask Level # 1 - Base Region
12) BHF Etch - 3min
13) Remove Resist and Clean
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14) Boron Ion Implant - 3xl012/cm 2 at 25keV
15) W afer Clean
16) Hydrogen Burn Oxidation - IOmin at 1000° C
17) Define Mask Level # 2 - Em itter Region
18) BHF Etch - 3min
19) Remove Resist and Clean
20) Arsenic Ion Implant - lx l0 15/cm 2 at 25keV
21) Remove Resist and Clean
22) Hydrogen Burn Oxidation - IOmin at 9000C
23) Define Mask Level # 3 - Poly Contact Window
24) BHF Etch - 3min
25) Remove Resist and Clean
26) Polysilicon Deposition (0.1/i) - 8min a t 620 ° C
27) Arsenic Ion Implant - 3xl0is/cm 2 at 25keV
28) Define Mask Level $ 4 - Poly Definition
29) RPZ Poly Etch - IOsec
30) Remove Resist and Clean
31) Hydrogen Burn Oxidation - IOmin at 1000° C
32) Define Mask Level # 5 - Metal Contact Window
33) BHF Etch - 3min
34) Remove Resist and Clean
35) Dry Bake - IOmin at 120 0C
36) Define Mask Level $ 6 - Metal Definition
37) BHF Dip - 5sec
38) Sputter Al-I % Si - 25min at 100W
39) Lift-Off Etch - 30min in ACE in USC
40) Anneal Al-1% Si - 20min a t 400 0C
41) Test
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3.2.4 R esults of W afer Set V3
This basic process produced a large number of working devices in
several fabrication runs. Table 3.2 shows the results of the devices made
with the basic full process. Mean values, standard deviations, and minimum
and maximum values of the current gains for different devices are described
in this table. The SUPREM III simulated device characteristics are shown in
Table 3.3 with the process for wafer set V3 and the SUPREM III plot of net
chemical impurity concentrations versus depth into the structure is shown in
Figure 3.10. Figure 3.11 is a graphical representation which describes the
distribution of experimental data of the wafer set V3. A numerical summary
of the data, including its range, median, and variance can be obtained with
this descriptive statistics. The thick vertical line segment represents a
median value of the current gains contained from a number of devices on a
same die. The left and right hinge values are approximately the 25th
percentile and 75 percentile of the number of points in the data. The left
and right whiskers extend to values which represent 1.5 times the spread
from the median to the corresponding edge of the box. Any data points
falling outside these values are plotted as individual points. This is good for
a quick comparison of the current gain for the polysilicon contacted emitter
devices (Icon) and the shallow emitter control devices (sub).
The devices with two different emitter sizes were tested. Both of them
have shown a good current gain enhancement of the polysilicon contacted
emitter devices over the control devices. However, the devices with 36// x
36// emitter have shown larger beta enhancement and relatively larger beta
values compared to the devices with 18// x 18// emitters. The variation in
peak beta was also smaller for the devices with the larger emitter. These are
caused by a larger area/perim eter ratio of the devices with 36// x 36//
emitter as compared to the devices with 18// x 18// emitter. The devices
with larger em itter have less side-wall effects with same em itter junction
depth, resulting in higher overall emitter injection efficiency by reducing
junction recombination current at the surface.
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Table 3.2

Devices
V3-ii-18
:

V3-ii-36

Comparison of maximum current gains for the wafer set V3.

Type
sub

Numbers
Observed
7

Median

Standard
Deviation

73.6

1.2

coni

10

126.2

14.7

sub

5

77.8

0.8

232.9

13.7

coni

7

/?(conl)
0(snb)
I •71
R
X
/ XO
-o ode;
vvO
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Table 3.3

SUPREM III sim ulated device characteristics for the wafer set
V3.

P aram eter

Sub

ICon

Poly-contact
Thickness (A)

N /A

928

Junction

base/em it

0.15

0.16

Depth

base/coll
under emit

0.73

0.68

Base W idth (jz)

0.58

0.52

Effective
Base W idth (ju)

0.38

0.37

pbly-contact

N /A

2,776

em itter

109.9

65.3

base-pinch

8,058

6,065

base

3,517

4,291

base/em it

0.97

1.00

base/coll

0.69

0.71

(A)

Sheet
Resistance
(n/D )

!

Built-in
Potential (V)
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Doping C o n c e n t r a t i o n

(cm

/■N

1.25

2.00

D oping C o n c e n t r a t i o n

(cm

Depth

Figure

3.10

SUPREM HI simulated plot of net chemical impurity
concentrations versus depth into the structure for the wafer set
V3: (a) sub and (b) Icon.
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Statistical plot of measured data for the wafer set V3: fa) v3ii-36 and (b) v3-ii-18.
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3.2.5 P ro c e ss S im u latio n
This section discusses the process simulations th at were done to
determine optimum implant energies and doses for the fabrication of
pdtysilicoil contacted emitter devices and control devices. The various
stages of simulation are presented, leading to a final doping profile. In order
to arrive a t a process th at would produce a device with acceptable
characteristics, a process simulator, SUPREM III, was used. Process
simulators have made it possible to predict device structures resulting from
any proposed fabrication sequence. SUPREM III is an upgraded version of
SUPREM II. The key feature of this new version is the capability to model
process sequences th at utilize polysilicon. The models for diffusion, oxidation,
epitaxy, and ion implantation for single crystal silicon have also been
improved [38].
There has been considerable work done on the models of polysilicon in
SUPREM III. The process involved with polysilicon such as: deposition,
oxidation, diffusion, and dopant segregation across the multiple crystallite
and grain structure of polysilicon, involve many complex mechanisms. These
mechanisms require models of grain growth, dopant segregation, and carrier
trapping at the grain boundaries. All of these process are interdependent
with all of the others. There are many techniques such as atmospheric
pressure CVD, low pressure CVD (LPCVD), sputtering, and plasma
enhanced CVD (PECVD), th at could be used to deposit polysilicon.
There is, unfortunately, very little data of how the size of the
polysilicon grain and dopant distribution vary as a function of deposition
technique, temperature, time, pressure, doping process, and layer thickness.
SUPREM III uses the most simplistic models. The grains are assumed to be
spheres of uniform size. Grain boundaries are known to be a determining
factor in the properties of polysilicon layers. Phosphorus and arsenic, in
particular, segregate in the grain boundaries, where they become electrically
inactive. The segregation at grain boundaries causes the effective doping to
be lower. Arsenic is believed to segregate on the polysilicon side of the
interface between polysilicon and monocrystalline silicon. This is not
modeled accurately by the current version of SUPREM.
Dopant diffusion within polysilicon has been reported to be poorly
modeled a t this time. Dopant diffusion is known to be more rapid than in
single crystal region. This is probably due to the enhanced diffusion th at

occurs along grain boundaries. Since the necessary data to model this
correctly is unavailable, SUPREM III assumes th a t the diffusion within
polysilicon will be extremely rapid relative to the process time. This causes
the polysilicon to be uniformly doped. In order to optimize the device
performance within the constraints of the existing process, two process
parameters were varied:
i)

the species used to dope the polysilicon

ii)

the dose and energy of the implanted species.

The thickness of the polysilicon is another process param eter th a t can
be varied but research has shown th at the optimum polysilicon thickness is
about 1000A
There is some freedom in varying the annealing time and tem perature.
This is for annealing after implanting acceptor and donor dopants for the
base and emitter, respectively. There are two possible choices for the
species to be implanted for the emitter region, phosphorus and arsenic.
Modeling of these two species indicated th at the arsenic forms shallower
emitter junction depth than the phosphorus with the same dose, energy,
diffusion temperature and time. Functional polysilicon contacted em itter
devices with phosphorus doped polysilicon have been reported in literature,
but it was shown th at using arsenic as the doping species would result in a
superior profile [2]. In general, a shallow emitter is desired for VLSI devices
due to decreased lateral diffusion. The boron th at is used for the base
implant is also included in these profiles.
As mentioned earlier, the higher current gain for a bipolar transistor
can be achieved in part by making the base width narrower. The ratio of
doping concentration of the base and emitter is also an im portant factor in
the determination of the current gain. Expressing a current gain in the
following way allows simple calculation of a current gain from SUPREM III
simulated chemical impurity concentrations.
P b Nde Le
P e Na^ W
where De and Db are the minority carrier diffusion coefficients, Nde and Nab
are the doping concentrations in emitter and base, respectively, Le is the
emitter minority carrier diffusion length, W is the width of the base.
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An effective diffusion coefficient for the emitter should be determined for
use in the above equation for beta. It should take into account the different
diffusion coefficients of the monocrystalline silicon and the polycrystalline
regions of the emitter. As pointed out earlier, the diffusion coefficient for
holes is much less in the polysilicon than in the monocrystalline emitter. The
diffusion coefficient for each portion of the em itter is weighted to the width
of each region. A formula for the effective diffusion coefficient is:
W2

W1
W 1 + W2

+

D P1

W 1 + W2

-i
(3.2)

Dp2

where Dp1 and Dp2 are the diffusion coefficients in the polysilicon and
monocrystalline silicon respectively, W 1 is the thickness of the polysilicon
contact which is IOOOAas discussed earlier in this chapter, W 2 is the width
of the monocrystalline emitter, and W 1H-W2 is the addition of the
monocrystalline emitter and the polysilicon contact.
The diffusion coefficients needed in the calculation of the effective
diffusion coefficient are calculated using the Einstein relationship which is:

— = —
/*
'<1

(3.3)

where D is the minority carrier diffusion coefficient, n is the mobility and
k T /q at 300 0C is equal to 0.026V. Even though several models exist for
hole mobility in heavily doped silicon, there is disagreement among those
models. Due to the lack of information in the literature concerning the
minority carrier hole mobility in polysilicon, in this calculation the
parameters from the model of Ning and Issac[2], namely Dp2/D pl and Lpl,
are used. s
According to the experiments of Ning and Issac [2], Dp2/D pl = 3 and
Lpl = 50nm were obtained for a peak em itter doping concentration of
1.2xl020cm-3, where Lpl is the diffusion length in the polysiliCon. Also, the
corresponding Lp2, the diffusion length in the monocrystalline silicon, was
shown to be 170nm, assuming a hole mobility of 50 cm2/V-s. The diffusion
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coefficient in the monocrystalline silicon, Dp2 is therefore 1.3 cm2/s.
(electron) mobility value which is obtained from the figure of mobility versus
doping concentration. The effective base width, W, is obtained by excluding
the transition regions which are the base-collector and the emitter-base
depletion regions.
Applying the SUPREM III simulated device 'characteristics for the wafer
set V3 shown in Table 3.3 into equation (3.2), assuming the polysilicon
contact to be I//, the effective diffusion coefficient for the simulation is
calculated as follows:
0.1
0.16
0.26 + 0.26
0.43
1.3

0.73

Using equation (3.1), the approximated
contacted emitter device is calculated.

A Ic o n

18.2
0.73

7.7xl019
6.8xl016

0.26
0.37

beta

(M)

for the polysilicon

20,000

(3.5)

By the same method the approximated beta for the metal contacted
(sub) device can be obtained.

0

,s u b

22

1.17

4.34xl019
3.96xl016

0.15
0.38

8,130

(3.6)

The use of an effective diffusion coefficient in the beta equation
improves the accuracy of the equation of beta. The overall effect of using
polysilicon as the emitter contacting m aterial can not be taken into account
with such a simple formula. Also, the degradation of beta due to bandgap
narrowing is not taken into account, causing beta to be overestimated. The
simple formula just allows for a calculation of beta for comparison purposes.
Considering the band gap narrowing due to heavy doping in monosilicon
emitter, equation (3.1) can be modified as follows [24]:
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■'?* ■= Picc~AEJiT

(3>)

where /V e f f is the effective current gain including the band gap narrowing
effect and AEg is the amount of the reduction of the band gap narrowed.
Experimental values of the band gap narrowing, AEg, for n-type silicon are
readily available in the literature [24]. Taking the value from a plot of band
gap narrowing versus doping concentration and assuming the band gap
narrowing is same for both the polysilicon contacted em itter devices and the
metal contacted devices, the effective beta can be calculated. F rom
equations (3.5) and (3.7), assuming the band gap narrowing of 0.12eV,
/Veff Icon = 2°,000 x e~° 12/0026 = 198

(3.8)

and from equations (3.6) and (3.7),
/^eff1SUb = 8>130 x e - ° 12/0 026 = 80

(3.9)

The effective beta values of from equations (3.8) and (3.9) are pretty
close to the experimental data shown in Table 3.2. Here, we have neglected
possible end bending a t the interface because, based on the generally
accepted conduction mechanism in polysilicon [35], the band bending at the
grain boundaries in heavily doped polysilicon is much smaller than thermal
energy and therefore can be neglected. Also the field dependence of the
mobility and Auger recombination have not been taken into account. Such a
model requires knowledge of param eters such as the doping profile, the hole
mobility as a function of doping, the polysilicon grain size, and the intrinsic
Shockley-Read-Hall lifetime.

3.3 O ther P rocesses
This section includes fabrication processes th a t were attem pted for
establishing the basic full process and for developing the basic full process
further.
In order to see the effect of the doping concentration in polysilicon and
annealing tem perature on the properties of polysilicon , polysilicon contacted

emitter devices with the basic full process are compared with the devices
with different process parameters.
The effect of polysilicon deposition technique was investigated.
Amorphous silicon (a-Si) was deposited, instead of polysilicon, using LPCVD
and PECVD techniques. It was then implanted with arsenic and heated to
recrystallize into polysilicon. The prime objective for using PECVD cv-Si is to
remove any native oxide at the polysilicon/monosilicon emitter interface and
therefore reduce the variance in the enhanced beta. Plasma etching with
argon was tried to remove the native oxide.
The effect of base doping on the beta enhancement was also
investigated by changing only the base doping from the basic full process
and the results were compared.

3.3.1 P olysilicon A nnealing T im e and T em perature
A number of fabrication runs were made to determine the best method
of depositing polysilicon and under what conditions. In this section, the
effect of doping concentration and annealing tem perature oh the polysilicon
contacted emitter devices is described. Transistors were fabricated with a
minimal residual oxide at the surface prior to polysilicon deposition. The
polysilicon deposition was done by LPCVD on the substrate for the
polysilicon contacted devices. Then, ion implantation with different doses
and annealing a t different tem peratures were performed on each wafer set.
The implant dose was varied from lx l0 15/cm 2 to 3xl015/cm 2 at 25keV, and
the annealing tem perature was changed from 800 to IOOO9C. The
properties of the polysilicon contact and the polysilicon/monosilicon
interface can be modified by varying the arsenic content a t the grain
boundary through changes in doping level in the polysilicon or by increasing
the annealing tem perature from 800 to 10000C.
The key process param eters are:
25 minute 1000 9C wet oxidation
3xl013/cm 2 25keV boron implant
10 minute 1000 *C wet oxidation
lx l0 15/cm 2 25keV arsenic implant
10 minute AOO9C wet oxidation
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8 minute 620 ° C LPCVD poly-deposition
l-3xl015/cm 2 25keV arsenic implant
10 minute 800-1000 0C wet oxidation
An electrical characterization is carried out by the measurement of
both contact resistance and maximum current gain (peak beta). It has been
a common practice to use the current gain for making comparisons between
devices fabricated under different conditions. The results from five process
variations are given in Table 3.4. The results indicate th a t there is a
definite relationship between the base-emitter series resistance (or contact
resistance) and the maximum beta value. As the contact resistance becomes
smaller, the maximum beta value becomes higher and even the beta
enhancement gets larger. With a high contact resistance Value, the
maximum beta of the polysilicon contacted emitter device can be even lower
than th a t of the conventional device as shown in wafer set V7 and V8. This
implies th a t the advantage of the polysilicon contacted emitter devices can
be obtained only with a small polysilicon contact resistance. For
comparison, the SUPREM III simulated device characteristics are shown in
Table 3.5 with various doping concentrations and annealing temperatures of
polysilicon for the polysilicon contacted devices. Also, the SUPREM III
simulated plot of net chemical impurity concentrations versus depth into the
structure for them is shown in Figure 3.12.
The higher resistance a t lower tem perature, 800 ° C, must be caused by
the native oxide existing a t the polysilicon/monosilicon interface. This
increase in the contact resistance can contribute to a significant increase in
series voltage drop and reduce the current gain. As the annealing
tem perature becomes higher, the native oxide is believed to coalesce into
lumps or nodules instead of a sheet so th a t holes form in the oxide.
Eventually the oxide breaks up a t IOOO0C resulting in a good contact with a
low resistance between polysilicon contact and the substrate emitter. This is
consistent with the results of other researchers who indicated th at hightem perature causes the interfacial layer to become discontinuous [35]-[37].
Another factor th a t can cause a lower contact resistance is the doping
concentration in the polysilicon layer. At the same temperature, 9000 C, by
increasing the arsenic dose for the implant from IxlO15 to 3xl015/cm 2, the
contact resistance was reduced by a factor of about 20. In this case the
lower resistance must be caused by higher doping concentrations in the
polysilicon grains. The resistance in the polysilicon has been found to
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Table 3.4

Dependence of em itter contact resistance and current gain on
doping concentration and annealing tem perature for polysilicon
. contact. ■

IOOOA LPCVD Poly E m itter
8 min, 620 * C, 200mT, and 50 seem SiH4
E m itter Drive-in = 900 * C H2 Burn
36^ x 36 fx E m itter Area
Poly
Wafer Dose
(cm-3)
V2
V3
V5
V7
V8

Poly
Anneal

IxlO15 1000 * C
3x1O15 1000•C
3xid15 900* C
900* C
IxlOis
3xl015 800 eC

Mean
Peak 0
sub

Stand.
Dev.
sub

Mean
Peak 0
coni

Stand.
Dev.
coni

5(conl)
5(sub)

coni b /e
Res.
(kfl)

56
78
71
73
51

2.5
0.8
0.8
3.1
1.2

128
233
183

4.2
13.7
7.3
8.5
13.3

2.3
3.0
2.6
0.6
0.7

0.3
0.3
2.0
35.8
102.5

41

36
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Table 3.5

SUPREM III sim ulated device characteristics with various
doping concentrations and annealing tem peratures for
polysilicon contact of polysilicon contacted transistors.

P aram eter

V2

V3

V5

V7

V8

Poly-contact
Thickness (A)

928

928

1342

1342

1463

base /em it

0.15

I 0.16

0.09

0.09

0.09

base/coll
■under emit

0.68

0.68

0.63

0.63

0.62

Base W idth (/x)

0.53

0.52

0.54

0.54

0.53

Effective
Base W idth (ju)

0.38

0.37

0.43

0.43

;; o.42

poly-contact

5,654

2,776

2,109

5,017

2,340

em itter

104.3

65.3

127.9

128.4

141.9

base-pinch

5,987

6,065

4,134

4,134

3,971

base

3,807

4,291

2,829

2,802

2,514

base/em it

0.99

1.00

1.00

1.01

1.02

base/coll

0.71

0.71

0.72

0.72

0.72

Junction
Depth
(AT

Sheet
Resistance
>■■/-)
Built-in
Potential (V) '
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P o ly
Anneal
CaO

Doping C o n c e n t r a t i o n (cm

P o ly
Dose
Ccm*3)

1. 00

1,25

2.00

2 .2 5

2.50

Depth C/^m)

Figure

3.12

SUPREM m
simulated pjot of net chemical impurity
concentrations versus depth into the structure of polysilicon
contacted devices with various doping concentrations and
annealing tem peratures for polysilicon contact.

depend on the doping concentration in the polysilicon grains [32]. This
reduction in the resistance increased the maximum beta value of the
polysilicon contacted emitter devices by a factor of about 4.
The measurements of the contact resistance of the polysilicon contacted
em itter devices with same arsenic concentration shows a stronger
dependence on the annealing tem perature than on the doping concentration.
Once the interfacial oxide is removed, the polysilicon contact layer plays an
im portant role. The devices with 1000° C polysilicon annealing revealed th at
higher doping concentration in the polysilicon contact layer generates a
higher maximum beta value and a higher beta enhancement than lower
doping concentration. This can be explained by the fact th at the devices
with lower doping concentration have more trapping states resulting from
the high concentration of defects and dangling bonds at the grain
boundaries, resulting in the larger base current and reducing beta.
By choosing the right combination of doping concentration and the
annealing tem perature for the polysilicon layer, the maximum current gain
and the gain enhancement over the control device can be maximized. The
process param eters of the wafer set V3 were chosen as the basis for the
further process development.

3.3.2 LPCVD a -S i/P o ly C ontacted E m itter
The previous study of coupling the contact resistance with the
maximum current gain allowed a more comprehensive electrical
characterization of the properties of the polysilicon/monosilicon interface. A
good beta enhancement from the polysilicon contacted emitter devices over
the control devices was obtained with a low contact resistance.
There is some characteristics, such as grain size, th a t can not be
predicted well from the polysilicon layer. Therefore, the polysilicon contacted
em itter devices would produce, even with a controlled interface, a wide
range of maximum beta values on the same wafer when grain size and grain
boundaries play an im portant role. Controlled interface and the fine grained
polysilicon should lead to more uniform and predictable beta enhancement
for the polysilicon contacted em itter devices. One possible method of making
finer grain size of polysilicon is depositing amorphous silicon and
recrystallizing it instead of directly depositing polysilicon on the silicon

substrate.
A different method of fabricating a polysilicon contact was investigated,*
In an LPCVD reactor, either polysilicon or amorphous silicon (a-Si) can be
deposited. By changing the deposition temperature, a-Si deposition was done
at 580 ° C, whereas polysilicon deposition was done at 620 0G. The effect of
arsenic segregation and grain size is examined by first annealing samples at
600 ° C, after arsenic implant, to make a fine grain size and establish the
structure of the interface. A subsequent anneal a t 800 and 900 0C will cause
arsenic to be activated in the polysilicon. The key process parameters are
as follows:
25 minute 1000 ° C wet oxidation
SxlO^/cm 2 25keV boron implant
10 minute 1000 ° C wet oxidation
lx l0 15/cm 2 25keV arsenic implant
10 minute 1000 ° C wet oxidation
15 minute 5800C LPCVD a-Si deposition
3xl015/cm 2 25keV arsenic implant
60 minute 600 ° C a-Si recrystallization
10; minute 800-900 *C wet oxidation
Electrical characteristics of the devices with the above process
parameters are shown in Table 3.6. They are compared with the devices of
the wafer set V3 and V8. The control devices made with this process
showed lower beta values than expected. This indicates the param eters for
the control devices must have deviated slightly such as shallower em itter
junction depth in the substrate.
However, deposition of a-Si by LPGVD and recrystallization seem to
remove the native interfacial oxide layer. The devices of the wafers VlO and
V ll had low contact resistances even with low temperature annealing. It is
noticed th a t the maximum beta and beta enhancement of the devices of the
wafer set V ll are much higher than those of the devices of the wafer set V8.
This suggests th a t it is unnecessary to anneal the polysilicon contact a t high
tem perature, i.e. 10000C, in order to remove the interfacial native oxide and
make a good contact, when a-Si deposition and recrystallization is
performed. Instead, the recrystallization of o*Si seems to "eat up" or "break
up" the interfacial oxide and make a good contact.
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Table 3.6

Comparison of polysilicon contacted devices w ith the contact
recrystallized after LPCVD a-Si deposition.

1000A LPCVD Poly E m itter
15 min, 580 * C, 200mT, and 50 seem SiH4
Base Dose = 3xl013/cm"
PolyD ose = 3xl015/cm ‘
2-Si/Poly
Wafer
VlO
V ll
V8
V3

Cryst.
600* C
600* C
N /A
N /A

Mean Stand. Mean Stand. 5(conl) coni b/e
Res.
Peak j3 Dev. Peak 13 Dev.
Anneal
5(sub)
coni
coni
sub
sub
km
0.3
1.2
1.4
51
0.3
43
9000 C
0.3
2.0
16.1
84
1.1
41
800* C
0.7
102.5
13.3
36
1.2
51
800* C
0.3
3.0
13.7
233
0.8
78
1000*C
Poly
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SUPREM simulation for these fabrications was not performed because
neither SUPREM II nor SUPREM III had the capability to model process
sequences th at utilize amorphous silicon.

3.3.3 PEiCVP cc-SisH/Poly Contacted Emittslr
As mentioned earlier, the interfacial oxide can be removed with high
temperature annealing by realignment of the oxide layer or epitaxial
realignment at the interface, while the oxide is believed to form small
inclusions within tlje realigned polysilicon and near the original interface,
Although this heat treatm ent will create a good contact, the oxide inclusions
are still existing at the interface and can act as trapping sites for the
carriers. They also can contribute to the production of a wide range of
maximum beta values of the polysilicon contacted emitter devices.
Therefore, it is ideal to remove even the native oxide before depositing a-Si
?
or polysilicon if possible.
y
In this section, a new fabrication technique which uses plasma etching
of the shallow arsenic emitter location and without breaking vacuum,
depositing hydrogenated amorphous silicon (a-Si:H) on the cleaned interface
is introduced. This new technique can be accomplished with a Plasma
Enhanced CVD (PECVD) system. By using PECVD system, either plasma
etch or plasma deposit can be done in the same system by changing the gas
mixtures and RF power levels. Several plasma etches are possible with
different etchants, such as argon, CF4, or hydrogen, in order to remove the
native oxide. For these experiments, only argon etch was attem pted. A
detailed description of how to operate the PECVD system is contained in
Appendix F.
With or without plasma etching, c*-Si:H was deposited in the PECVD
reactor at 5W or 25W. The oSi:H is then implanted with arsenic and then
heated to 800 or 900 0 C to produce the polysilicon contact, i.e. produce the
polysilicon and activate the arsenic impurities in the polysilicon. Again, some
wafer sets were heated a t lower temperatures, 550-6500C, before the higher
temperature annealing to see if the low heat treatm ent would determine fine
grain size and structure of the interface.
The resulting process sequence is as follows:
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25 minute IOOO0C wet oxidation
3xl013/cm 2 25keV boron implant
10 minute 1000 0C wet oxidation
lx l0 15/cm 2 25keY arsenic implant
10 minute 1000'C wet oxidation
some - Ar+ plasma etch
5W or 25W PECVD a-Si:H deposition
3xl015/cm 2 25keV arsenic implant
some - 60minute 550-6500C dry oxidation
10 minute 800-9000 C wet oxidation
Maximum beta, beta enhancement, and contact resistance of the
polysilicon contacted emitter devices with PECVD a-Si:H deposition are
shown in Table 3.7. The results indicate th at, with 900°C annealing after
PECVD a-Si:H deposition, the contact resistance of the polysilicon emitter
devices becomes as low as th a t of the metal contacted devices. This implies
th at the interfacial oxide is broken up and a reasonably good contact is
obtained for the polysilicon contacted em itter devices. The polysilicon
contacted emitter devices of the wafer set Y5 showed the highest maximum
beta and largest beta enhancement among them. However, a large range in
the enhanced betas, on the same wafer or die, were still observed, whereas
the metal contacted shallow emitter control devices (sub) had a very tight
standard deviation in the maximum current gain. Complete removal of the
native oxide and the fine grained polysilicon, impregnated with hydrogen to
heal the surface states and dangling bonds, should lead to more uniform and
predictable enhanced betas. The statistical results of the measured peak
beta values for the wafer sets V3, V16, and Y5 are shown in Figure 3.13.
W ith 800°C polysilicon annealing, the contact resistance of the
polysilicon contacted em itter devices was usually larger and less beta
enhancement occurred as compared to those with 9000C. This can be
explained by the existence of the unbroken native oxide layer. If the
interfacial oxide was broken up as much as with 9000 C annealing, the
devices would have similar maximum betas and beta enhancement either
with 800 ° C or 900 ° C polysilicon annealing. The polysilicon contacted
emitter devices of the wafer set Y3, with 8000C annealing, showed low
contact resistance values indicating th a t the interfacial oxide was broken
up. This suggests th at by optimizing the plasma deposition conditions of aSkH it was possible to eliminate the plasma etch step altogether. This
;,i'v ;-:f

Table 3.7

Comparison of polysilicon contacted devices with the contact
recrystallized after PECVD Q-SirH deposition.

Peak Beta

Process Sequence Differences
Q-SirH Dose : As+ - 3xl015 cm 2
Q-SirH Anneal

Y3
Y5

PECVD (5W, IOmin)
PECVD (5W, lOmin)

8004 C O2
9004 C O2

Zl

PECVD/w Ar+ etch

8004 C H2 Burn

1

ta

§
0

6

PECDV (25W, 7min)
8004 C H2 Burn
9004 C H2 Burn
PECVD (25W, 7min)
PECVD (25W, 7min) 6504 C /8 0 0 4 C H2 Burn
PECVD (25W, 7min)
PECVD (25W, 7min) 5504 C /8 0 0 4 C H2 Burn
PECVD /w A r+ etch 6504 C /8 0 0 4 C H2 Burn
' S '

V15
Vl 6
Vl7
V18
V19
V20

Deposition Step

o>
O
•
O

Wafer

coni

sub 5conl/5sub

62.1
200.4
98.4
180.6
86.4
105.9

54.0
69.1
63.7
79.2
57.2
56.39

1.15
2.90
1.54
2.28
1.51
1.89

128.4 77,7
293.6 83.4

1.65
3.52

83.7

1.09

76.5
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Statistical plot for the comparison of measured peak beta from
wafer sets V3, V16, and Y5: (a) sub and (b) Icon.

should be investigated in the future. The Statistieal results of the measured
peak beta values for the wafer sets V3, V15, and Y3 are shown in Figure'
3.14.
Some wafer sets, V20 and ZI, went through the plasma etch with argon
but did not give any better results than those without plasma etch. The
plasma etch with argon apparently must have created damages on the wafer
surface and reduced the beta enhancement.
Here, the low tem perature recrystallization of »-Sl:H did hot make a
noticeable difference in the electrical characteristics of the devices. Instead,
the high tem perature anneal seems to play a major role In deciding the
characteristics of the devices.

3.4 Traidedff b etw een !Enhanced Gain and Base D oping
As mentioned previously, polysilicon contacted em itter transistors have
several advantages over conventional metal contacted shallow em itter
transistors for scaling to small geometries. One of the problems of scaling
down a conventional bipolar transistor is current gain degradation which
occurs as the vertical dimensions of the devices are shrunk [39]. This is a
result firstly of the increased minority carrier gradient in the shallow em itter
of the transistor [40], and secondly of the increased doping required in the
narrow base region of the device in order to prevent punch-through [39,41].
In order to maintain a reasonable gain, a lower active base doping level is
therefore required. However, this increases the base resistance of the
transistor and can lead to a degradation of the circuit performance.
In contrast, for a polysilicon contacted shallow em itter transistor, very
high current gain can be achieved without compromising base resistances
and thus circuit performance. Depending upon the surface treatm ent prior to
polysilicon deposition, the gain can be enhanced over a comparable
conventional transistor. This allows the active base doping level to be
increased significantly over th at of a conventional transistor and the gain
enhancement to be traded for a decrease in the base resistance, resulting in
an improved circuit performance [39].
In this section, it is investigated to what extent the enhanced gain
obtained from a polysilicon contacted em itter devices can be traded for a
reduction in the base resistance of the transistor and, hence, for a potential
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improvement in circuit performance. An attention is given on
contacted em itter devices without the interfacial oxide
polysilicon/monosilicon interface, since this type of device has
exhibit the current gain enhanced by a factor of about
conventional transistor, yet can be consistently reproducible.

the polysilicon
layer at the
been shown to
three over a

With the exception of the boron implant for the base region, process
parameters were identical for all devices fabricated in this experiment. In
order to produce devices with a range of base doping levels, various boron
doses ranging from 3xl013 to 8xl013/cm 2 were implanted. They were
implanted a t an energy of 25keV after etching the base region. The emitter
was implanted with arsenic a t 25keV. Prior to polysilicon deposition on the
emitter of the polysilicon contacted em itter transistor, the interfacial layer
treatm ent was carried out. This consisted of BHF etch to remove all the
oxide from the silicon surface. Immediately following the surface treatm ent,
the wafers were loaded into the LPCYD reactor, and approximately 0.1// of
undoped polysilicon was deposited. The polysilicon was then implanted with
arsenic. This was followed by wet oxidation at 1000 ° C for IOmih for
annealing. On completion of annealing, the polysilicon thickness was
expected to decrease but not a significant amount. The SUPREM III
simulated device characteristics with various base doping concentrations are
shown in Table 3.8 and the SUPREM III simulated plot of net chemical
impurity concentrations versus depth into the structure for those devices is
shown in Figure 3.15.
In order to characterize the electrical behavior of these devices,
collector and base currents were measured as a function of the base-emitter
voltage for a number of devices on each wafer. Also, maximum current gain,
peak beta, of both types of devices and beta enhancement of the polysilicon
contacted em itter devices were obtained from them. As expected, increasing
boron impurity concentration in the base has the effect of increasing the
base Gummel number of the transistor, and the collector characteristics for
these devices were seen to have the downward shift.
Also, an increase in the base current of these transistors was seen
accompanying the decrease in the collector current. This is mainly due to
the reduced em itter injection efficiency with increased base doping. As a
result, a considerable decrease in maximum current gain was observed with
increasing base doping as shown in Figure 3.16. The result is consistent with
the results obtained by Cuthbertson and Ashburn [42]. One possible
explanation for the observed increase in base current could be ah increased

Table 3.8

SUPREM III sim ulated device characteristics with various base
doping concentrations for polysilicon contacted devices.

P aram eter

V3

W6

W7

I W8

Poly-contact
Thickness (A)

928

928

928

928

base/em it

0.16

0.15

0.15

0.15

base /coll
under emit

0.68

0.71

0.72

0.74

0.52

0.56

0.57

0.59

0.37

0.45

0.48

0.51

poly-contact

2,776

2,777

2,777

2,778

em itter

65.3

65.6

65.7

66.0

base-pinch

6,065

3,578

3,012

2,325

base

4,291

2,659

2,272

1,793

base /em it

1.00

1.02

1.02

1.03

base/coll

0.71

0.72

0.73

0.74

Junction
D epth

■XA
Base W idth (n)

Effective
Base W idth (/x)
Sheet
R esistance
P /a )
B uilt-in
P o te n tia l (V)

Doping C o n c e n t r a t i o n Ccm

75

Waf e r B ase D ose
03
3x1013
WS
5x IO13
W6
6x1013
W8
8x1 Of3

2.00

Doping C o n c e n t r a t i o n Ccm

Depth C/^nO

Figure

Wafer B ase D ose (cm"*)
03
3x1013
W5
SxlO13
W6
6x1013
W8
8xlrf3

3.15

SUPREM IQ simulated plot of net chemical impurityconcentrations versus depth into the structure with various
base doping concentrations: (a) sub and (b) Icon.
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Measured peak beta dependence on base doping concentration:
(a) peak beta and (b) peak beta ratio.

carrier recombination in the neutral base region of the device. For
conventional high-performance bipolar transistors with moderately doped
base regions (NA<1017cm 3) and narrow base widths, this base current
component is generally considered to be insignificant compared with the
back-injected hole current into the emitter. However, since in these devices
the base doping densities are well in excess of this value, the minority carrier
lifetime in the base will decrease more rapidly with base doping (c^Na- 2)
because of Auger recombination.
Since the collector current is approximately proportional to the base
sheet resistance, the beta enhancement of the polysilicon contacted emitter
transistor can therefore be traded for a proportionate decrease in its
intrinsic base sheet resistance. Therefore, the devices which have almost the
same current gain and lower base sheet resistance can be achieved by
implementing the polysilicon contacted emitter device.
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C H A PTER IV
ELECTRICAL M EASU REM ENTS
/

Electrical measurements were performed on the polysilicon contacted
emitter devices and the conventional (control) devices. The final process
results were obtained from devices bonded into dual-in-line packages (DIPs).
The electrical connections from the device to the DIP are made with
ultrasonically bonded I mil. aluminum wires. Packaging the devices results
in much more reliable electrical connections during testing, and thus yields
much better (consistent) test data than data obtained with the probe
station.
A test station was designed using a HP4145A Semiconductor Param eter
Analyzer with a reconditioned probing station. All the process test data
were recorded with the HP4145A controlled by a HP9845A desk top
computer. The control program used to take data points was a modified
version of the UNIX2 program originally written by Jeff Shields a t Purdue
University. This program gives the power supply in 0.01V increments from 0
to IV to measure the forward bias I-V curves. Reverse bias testing down to
-100V with decrements of 0.01V per step was also available.
The program automatically takes the I-V values and beta versus Ic
data and loads them into a designated file on the UNIX ECN network for
plotting etc. Then the results can be compared between the polysilicon
contacted em itter devices and the conventional devices.
In order to show a typical set of I-V curves for the junctions and
transistors, examples of test results were extracted from a 36fj, x 36/^ emitter
device of the wafer set V3, quadrant ii on the wafer. This is denoted by
"V3-ii-36". Each device also has a label. "SublO" means the IOth device in
the array of conventional metal contacted devices whereas "lconl2"
indicates the 12th device in the array of polysilicon contacted emitter
devices.

From this data, Is, res, Iebo, Vebo, r/ for the base-emitter junction, Is, res,
Icbo, Vcbo, if for the base-collector junction, Vceo, and max beta are
extracted.
The saturation current or ideal leakage current, Is, is extrapolated from
the ideal region in the forward bias I-V curve. Is is equal to the point where
the ideal part of the I-V curve intersects the current (vertical) axis. The
ideality factor, r), is also calculated from the ideal region in the forward bias
I-V curve by taking the slope of the ideal region. The ideality factor was
calculated as
(kBT )/q x In(IO)
(slope of Iog10(Ic) versus VBE)

_

4.3

_

slope

The resistance value can be calculated by either dividing the voltage
difference between ideal and actual curve at a certain current value or
dividing a certain voltage value by the current difference at th a t voltage.
This must be calculated at the current
or voltage value where the ideal
current is larger than the actual current
value.For our measurements the
first method was applied. Figure 4.1 and
Figure 4.3 show forward bias I- V
curves for the base-emitter and the base-collector junctions.
The breakdown voltages of the base-emitter and the base-collector
junction, Vebo and Vcbo respectively, are measured from the reverse bias I-V
curves. The breakdown voltage was selected when the reverse bias current
exceeds I /xA.. The reverse bias leakage currents of the base-emitter and
base-collector junction, Iebo and Icbo respectively, are also measured from the
same curves. The reverse bias leakage current was selected a t a certain
voltage value between zero and the breakdown voltage. Reverse bias I-V
curves for the base-emitter and the base-collector junctions are shown in
Figure 4.2 and Figure 4.4.
The collector-emitter breakdown voltage with the base open, Vceo, is
obtained from the Ic-V ce plot, particularly from the curve with the base
current equal to zero. Vceo is selected when the collector gets above ImA.
Ic-V ce curve is shown in Figure 4.5.
The current gain, 0, is calculated from a Gummel plot, Ic and Ib versus
VBE. A Gummel plot is shown in Figure 4.6. The values a t very low current
are sometimes erratic due to instrum ent error and they should not be
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Figure 4.1

Measured Ibe versus Vbe forward bias characteristics for the
device V3-ii-36-lcon9.
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Figure 4.2

Measured Ibe versus Vbe reverse bias characteristics for the
device V3-ii-36-lcon9.
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Figure 4.3

Measured Ibc versus Vbc forward bias characteristics for the
device V3-ii-36-lcon9.
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Measured Ibc versus Vbc reverse bias characteristics for the
device V3-ii-36-lcon9.
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Measured Ic versus Vce characteristics for the device V3-H-36lcon9.
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Figure 4.6

M easured Ib, Ic versus Vbe characteristics for the device V3-ii36-lcon9.

considered meaningful. Ideally, the collector and base current should be
parallel and should have same slopes. As Ic increases, however, the Ic curve
deviates from ideal. This effect is due to a large series resistance in the
collector, and beta drops off rapidly as Ic increases above certain values.
Beta is obtained by calculating the vertical distance between these two
curves a t each tested Vbe value and plotted as shown in Figure 4.7. The
peak beta is obtained from this plot. Examples of these values are shown in
Table 4.1. They were chosen from the wafer set V3. All the values
described above were obtained for both polysilicon contacted emitter devices
and conventional devices. Mainly the peak beta was compared since the
main advantage of the polysilicon contacted devices is a gain enhancement.
Other were also inspected to see if the fabrication of the devices was good in
general.
The low values of r/ and Is indicate th at the number of recombination
centers, or defects, is low and th a t the fabrication technique is good. Tbe
low resistance (< 0.3KH) of the polysilicon contacted emitter devices implies
th a t the polysilicon/silicon interface was as clean for the polysilicon em itter
contacted devices as th a t of the metal contacted devices. This leads us to
believe th a t the interface for the polysilicon contacted devices is free of any
oxide. Hence the direct comparison of the betas between two devices can be
made with little discrepancies. The conventional devices almost always have
good contacts and show low resistance values.
Four sets of param eters can be used to compare the experimental
results with the SUPREM III simulated results. These parameters are the
Oxide thickness, the sheet resistance, the base width, and junction depth.
The comparison is shown in Table 4.2. The experimental oxide thicknesses
were determined using Nanometrix optic measurement device and Dektak
stylus by Delco Electronics. The sheet resistances were measured from the
test resistors, and the base width and junction depths were measured using
Spreading Resistance technique by Delco Electronics.
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Measured beta versus Ic characteristics for the device V3-H-36lcon9.

Measured device characteristics of transistors in the wafer set

base/O niitter
■Is
tU
res
Amps .
icohms
▼3-ii-lSc- sub I Ue-IS 1.# 0.2
▼3-ii-l8c-jttb2 2Je-I I 2.00 0.1
▼3-ii-18-Sttb3
2.3e-lS 1.10 6.2
▼3-ii-18-sttb4
IJe-IS 1.08 0.3
▼3-ii-l8c-sttbfi
UfrlS 1.07 0.2
▼3-ii-18c-sttb8
I Je-IS 1.07 0.2
▼3-ii-18-sttb9
I.Se-IS 1.09 0.2
v3-ii-18*sttbi0
l.Se-lS 1.08 0.2
▼3-ii-l8-sobll
Iifii-IS 1.08 0.2
v3-ii-18e-subl2
1.4frl5 1.08 6.2
v3-m-13c-sttbll IJe-IS 1.08 0.2
Y3-tii-18c-ittbl2 1.4e-lS 1.07 6.2
▼3-iY-18c-Jttb2 IifieflS 1.08 0.2
▼3-iT-lSc-sab5
IJfrlS 1.08 0.2
▼3-ir-18c-sttbll SJfrlS 1.09 0.2
▼3*iT*i8e-jttbl2 2jfrlS 1.09 0.2
▼3-ii-lS-lconl
2.0frl5 1.11 0.8
▼3-ii-l8e-le6a2 ISfrlS 1.12 0.S
Y3-ii-18.1cQtt3
UfrlS 1.10 6.6
▼3-ii-18c-lcon4 1.4e-15 1.09 0.5
▼3-ii-18-lconS
Ale-IS 1.15 0.5
▼3-H-18c-lcbafi IJfrlS 1.09 O.fi
▼3-ii-18c-lcba7 I.SfrlS 1.10 O.fi
▼3-ii-13c-IebnS l.Se-lS 1.09 0.7
▼3-ii-l8-lcoa9
1.9e-15 1.10 0.7
t 3-U-18-1co&10
2.0e-lS 1.11 0.8
▼3-ii-13e-lcottll 1.4fr09 1.59 1.8
▼3-ii-18e-leonl2 l.le-14 1.20 1.2
▼3>iii-18c-leQttl UfrlS 1.09 0.9
Y3-iu-13e-lebn2 1.2e-lS 1.08 0.9
▼3-iii-18c-lconS UfrIS 1.08 1.0
▼3-iii-18e-lconS UfriS 1.08 0.9
T3-iii-18e-leoall Ue-IS 1.09 0.8
▼3-iii-18c-lcaai2 SJe-Ifi 1.0S 6.8
T3-iT-18e-leoal 4.9e-14 1.29 2.2
Y3-iT-18e-lcoa2 l.le-lS 1.08 1.0
▼3-iT-lSe-lcofiS UfrlS 1.08 O.fi
▼3-iT-18c-lcoalO UfrlS 1.10 0.3
▼3-iT-18e-leoall 2.1e-lS 1.10 0.3
▼3-iT-18e-leoal2 2.0e-IS 1.10 0.3

base/eoilectd r

VebO
@lttA
8.40
0.20
8.40
8.SO
8.40
8.40
8.00
8.40
8.60
8.SO
6.86
8.70
8.40
8.60
8.60
8.60
7.40
S.90
7.40
7.30
7.40
7.10
7.30
7.20
7.40
7.40
2.80
7.30
7.30
7.30
7.40
7.30
7.40
7.30
7.40
7.SO
7.S0
8.40
8.30
8.60

IebO
eta
res
Is
' Amps - Amps
Icohms
2.90e-12 S.le-lS 1.07 0.3
I.STe-OS 9.4frlS 1.08 0.3
2.23e-ll S.0e-14 1.20 OJ
2.03e-ll fl.fifr'IS 1.08 0.3
7.OOe-12 4Je-1S l.Ofi 0.3
S.40e-12 4.98-15 1.08 OJ
3.OSfrll 7.4e-15 1.08 OJ
2Jlfrll ft.Se-lS 1.07 OJ
2.9Ie-11 fi.2e-15 1.07 0.8
8.10e-12 5.Oe-IS 1.06 OJ
S.20e-12 S.3e-lS l.Ofi 6.3
4.6Se-12 SJe-IS l.Ofi OJ
5.OOe-14 fiJe-lS 1.07 0.3
7.35e-12 8.7e-15 1.07 OJ
5.2Se-12 7.IfrlS 1.07 0.3
l.SOe-12 J.SfrlS 1.08 OJ
6.69frll 8.9frl5 1.08 OJ
IJfifrll 1.9fr07 2.32 OS
SJfifrii 5.4fr15 1.06 6.3
4.0Se-12 4.Sfrl S 1.06 OJ
2.88e-ll 7.4e-lS 1.07 OJ
3.3Se-12 4.6e-lS 1.06 OJ
6 20e-12 5.Oe-1S 1.06 0.3
4.20frl2 S.le-lS 1.06 OJ
i.filfrll 8.fie-14 1.21 OJ
4.89e-li 6.Sfrl S 1.07 OJ
3.27e-07 4.3e-lS 1.05 6.3
3.01e-09 1.4frl4 1.12 OJ
S.10e-12 8JfrlS 1.07 OJ
8.60e-12 S.SfrlS 1.06 OJ
6.40e-12 6.IfrlS 1.06 0.3
8.7Se-12 5.9e-lS 1.06 OJ
0.40e-12 S.9e-lS 1.06 0.3
3.1Ofr12 3Je-08 2.32 0.2
4.0Se-12 S.8frl4 1.29 0.2
8.S0e-12 SJfrlS 1.07 0.3
3.3Se-12 0.4frlS 1.07 OJ
2.9Se-12 fi.Se-lS 1.07 OJ
2.30e-12 7.2frlS 1.07 OJ
1.70e-12 OJfrlS 1.07 OJ

VcbO
®lttA
51.00
17.40
53.00
S1.00
50.40
S1.00
53.00
S3.00
52.00
52.20
S1.60
51.00
SO.40
49.80
51.00
51.00
S3.00
1.20

IcbO . max
VceO.-;:' ■
Amps ■
. ’beta ■ @lmA
1.77e-10 70.1
51.22
S.04e-08 1S.9
S1.22
4j9ifr0lt 71.1
-53.66
l.lfifrll 10000.0 -51.22
1.39e-ll 72.9
: 49.76
r.S«)i.ll 70.9
SU2
Ufifrll 74.2
•S3.66
2.71e-08 74.7
-S3.66
Ufifrll 21S9.1 -S6.10
1.59e-09 70.9
52.68
. 1.82e-ll 74.1
SI.22
1.13e-09 76.9
51.22
1.46e-ll 82.5
51.22
USfrll 77.8
49.76
U lfrll 78.3
Sl.22
1.37e-ll 79.8
S1.22
2.44e-08 136.2
•S3.66
4.39
8.Sfie-OS 10000.0
-31.71
S.fiOe-ll 148.6
49.76
31.20 8.09e-09 13S.4
-Sl.22
52.00 1.48e-ll 122.3
S2.88
S2.20 UOfrll 127.3
Sl.22
S1.60 S.6Se-12 124.7
49.76
49.20 7.90e-12 131.8
•53.66
S3.00 IJOe-Il 116.1
-S3.66
53.00 l.lfifrll 114.S
52.88
S1.00 l.Slfrll 13.9
30.73
15.00 4.23e-07 70.5
Sl.22
50.40 USe-H 123.9
49.78
49.30 SJfifrlO 121.0
51.22
50.40 UOfrll 109.4
49.76
48.80 SJOfrl 2 12S.9
48.29
47.40 7.20e-12 128.3
14.63
1.09e-0S 3131.0
1.20
49.76
49.20 2.04frll 99.2
51.22
S1.00 l.OSfrll 128.S
S1J2
50.46 l.SOfrll 122.3
Sl.22
SO.40 Ufifrll 10S.S
49.76
49.80 1.48frll 109.5
Sl.22
S1.00 IJSfrll 107.3
r
O

Table 4.1
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Table 4.2

Comparison of junction depth, base width, sheet resistance,
and oxide thickness between SUPREM III simulation and
measurement for the wafer set V3.

SUPREM

P aram eter

M easurement

Poly-contact
Thickness (A)

1054

■ 928

Junction

base/em it

0.10

0.16

Depth

base/coll
under emit

0.30

0.68

0.20

0.52

(m)
Base W idth (fj)
Sheet
Resistance

poly-contact

5,870

2,776

em itter

150.0

■ 65.3 ;

(Q /0 >

base-pinch

28,700

6,065

Oxide
Thickness

initial oxid.

2364

base diff.

1198

(J)

em itter diff.

398

I poly-anneal

1453

'

after

'

2625
1410

.

423
1300

■

v -u

CH APTER V
CONCLUSIONS A N D RECOM M ENDATIONS
FO R FU T U R E RESEARCH

5.1. C onciiisions
This research was concerned with design and fabrication of polysilicon
contacted shallow emitter bipolar transistors. The emitter of the transistor
is composed of both a polysilicon region and a monocrystalline silicon region.
The use of polysilicon as the material contacting the emitter is responsible
for a higher current gain than th a t of the same device with a conventional
aluminum contact. Essential to the process development was the formation
of a shallow em itter junction depth and a narrow base width. Also a low
base-emitter contact resistance was desirable.
Enhanced beta of a polysilicon contacted device over a conventional
device was achieved only with a shallow emitter and a narrow base width.
These conditions were satisfied by determining the appropriate implant
species, dose, and energy for the base, emitter, and polysilicon contact.
They also required the high tem perature processes to be minimized.
Implants for all species were done at the energy of 25keV for producing
narrow but good metallurgical junctions. Arsenic was chosen as the emitter
dopant because of its higher solid solubility and lower diffusion rate as
compared to phosphorus.
The low base-emitter contact resistance resulted from a series of
experiments which investigated the effects of the polysilicon/monosilicon
contact scheme on polysilicon contacted device performance. These
experiments demonstrated th a t high temperature annealing of the polysilicon
contact was an effective technique to reduce the base-emitter resistance,
which implies breaking up the native interface oxide layer. In particular,
with 10000C anneals of the polysilicon contact, after polysilicon deposition
by LPCVD, the polysilicon contacted devices showed lower base-emitter
resistances. They also successfully produced beta enhancement of a factor of

three over conventional metal contacted shallow emitter devices.
The standard deviations of the peak beta values of the polysilicon
contacted emitter devices were reduced by depositing (V-SkH in a PECVD
reactor, followed by implanting with arsenic, and then annealing it to form
the polysilicon. The result was the capability of fabricating consistently
reproducible polysilicon contacted devices. With 9000C annealing, the
polysilicon contacted devices, with low base-emitter contact resistance,
produced Very compact peak betas th a t are enhanced three times Over those
of the conventional devices. With 800 ° C annealing, the polysilicon
contacted emitter devices showed beta enhancement of a factor of two over
the conventional devices. This reduced beta enhancement might have been
caused by the interfacial oxide layer th at was not broken up. Once the
interfacial oxide layer is broken up removed completely, higher beta
enhancements are expected even with low temperature (<8000C) annealing.
Two other experiments were performed. As an effort of cleaning the
interfacial oxide layer, in situ etching was attem pted with Ar+ gas before aSkH deposition in PECVD reactor. Also, the dependence of beta
enhancement of the polysilicon contacted emitter devices on base doping
concentration was investigated.

6.2. R ecom m endations for Future Research
' The investigation described in this research has laid the foundations for
additional work into the study of the polysilicon contacted, shallow emitter
bipolar transistors. In particular, additional investigation needs to be done
in the area of fabrication improvements and refinements.
Although the polysilicon contacted devices fabricated with the process
sequence developed here are state-of-the-art, improvements are still
desirable. For example, a completely "clean" polysilicon/monosilicon
interface will produce consistently reproducible polysilicon contacted devices
with good predictable beta enhancement. For this improvement, H2 plasma
etching seems promising because it may passivate some of the surface states
and reduce the effects due to plasma etching. It is also beneficial to have H2
in the polysilicon since it reduces carrier recombination a t the grain
boundaries. The hydrogen ions will bond the dangling bonds and defects a t
the silicon-oxide interface and a t the grain boundaries reducing number of
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traps, which reduces the surface leakage currents.
A "clean" polysilicon/monosilicon interface may be achieved by just
using an improved set of optimized cv-Si:H deposition param eters with
PECVD. These parameters consisted of the RF power level, substrate
temperature, pressure, and silane concentration used in the glow discharge
deposition technique. With a "clean" interface, the characteristics of
polysilicon contact will have a large effect on the device performance. More
thorough research may also be required on the electrical properties of
polysilicon and its dependence on the grain size, processing tem perature,
doping concentration, density of the trapping sites, and grain boundary
barriers.
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APPEN D IC ES

Appendix A; Cleaning Procedures

The following list contains the procedures for processing clean-ups used
throughout the fabrications. Procedures for initial wafer clean, processing
and equipment clean, and positive photoresist clean are listed below. The
cleaning solvents are low sodium MOS grade acetone (ACE), trichloroethane
(TCA), and methanol (METH). Abbreviations for other process chemicals
are: deionized water (DI), and buffered hydrofluoric acid, NH4:HF, 6:1
(BHF)

Initial W afer Clean
1)

Soak in H2O2 : H2SO4 (1:1) for 10 min.

2)

DI rinse (10 times).

3)

N2 blow dry.

Equipm ent Clean (Ultraclean) for Tw eezers
1)

Soak 5 min. in ACE in the USC.

2)

Soak 5 min. in TCA in the USC.

3)

Soak 5 min. in ACE in the USC.

4)

Soak 3 min. in METH in the USC.

5)

DI rinse (10 times).

6)

N2 blow dry.
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1350J or 1350J-SF P ositive P h otoresist Clean
1)

Soak I min. in ACE in the USC.

2)

Soak I min. in ACE in the USC.

3)

Soak I min. in METH in the USC.

4)

DI rinse (10 times).

5)

Soak in H2 : H2SO4 (1:1) for 10 min.

6)

DI rinse (10 times).

7)

N2 blow dry

A p p en d ix B: C h e m ic a l E tc h e s

This section contains the chemical formula and chemical etching
procedures. Etches for SiO2, polysilicon, and amorphous silicop a re listed^
Etch rates and masking materials are stated and any exceptions noted.

Silicon Dioxide
1)

Etchant:
Buffered Hydrofluoric Acid (BHF)
NH4:HF (6:1)

2)

Etch rate : ~ 1100A/m in

3)

Mask : any positive or negative photoresist

Note : Batch etching can be done with the wafers loaded vertically into a
cleaning boat. Agitation is good to provide good etching in small holes
( ~ 10/i). Use only fluoroware or polypropylene equipment with BHF.

P oly and Arnorphpus Silicon
1)

Etchant :
92 ml
47 ml
5 ml

HNG3
DI
HF

2)

Etch rate : ~75^/sec

3)

Mask : AZ1350J or AZ1350J-SF positive photoresist

Note : good on all thickness of polysilicon and amorphous silicon films,
excellent shelf life, etched patterns sharp to ~ 1.5/i. wait 2 hrs. after fresh
mix for etchant to stabilize before use, will etch SiO2 slightly.

A p p e n d ix C: P h o to lit h o g r a p h y P r o c e d u r e

This section contains the procedures for the application, exposure, and
development of positive photoresist. The positive photoresist is Shipley
AZ1350J or AZ1350J-SF. The mask aligner used is a Kasper 2" contact mask
aligner. The photomasks used are 2 I /2" emulsion plates.

P o sitiv e P h o to re s is t P ro c e d u re
I)

hard bake @ 1200 C for IOmin.

2)

Set resist spinner to 4000rpm and 30sec.

3)

Place wafer on spinner and N2 blow off the dirt.

4)

Apply Shipley AZ1350J or AZ1350J-SF positive photoresist.

5)

Spin wafer - resulting resist is ~1.5/i thick.

6)

Soft bake @80 0C for 15 min.

7)

Start ultraviolet lamp on mask aligner - warm up 10 min.

8)

Align photomask to wafer.

9)

Expose photoresist - exposure setting at 12.0 (about 97 sec).

10) Develop photoresist.
1:1 AZ developer:Dl for 50-90sec
11) DI rinse.
12) N2 blow dry (not too strong).
13) Inspect p attern - clean and repeat if necessary.
14) Hard bake @120 0 C for 20min.
15) Etch m aterial.
16) Remove resist as outlined in cleaning procedure.
Note : Apply HMDS on wafer in vacuum ja r for IOmih under reduced
pressure after step (l), if amorphous silicon was deposited.
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A p p e n d ix D: O x id a tio n P r o c e d u r e s

This section contains the procedure and settings for thermal oxidations
and anneals. The furnaces can be used in either manual or automatic mode.
The manual mode is hand timed, while the automatic mode is
microprocessor controlled. For our process, only the manual mode was used.
The furnaces are 4" Tempress radiant heated furnaces with regulated gas
flow. The procedures below are step by step instructions to perform the step.
Timing information for the oxidations or anneals is contained in the
complete process sheet.

D ry O x id a tio n
1)

Furnace tubes # 1, #4, or # 5 can be used.

2)

Set the furnace tem perature - wait for stabilization (> 30 min.).

3)

Open O2 bottle and set the regulator to ~26.

4)

Open O2 overhead regulator and set it to ~15.

5)

Set N2 flow rate to 50 on the flow meter (stainless steel ball).

6)

Set the switches for O2 and N2 on the back panel to manual.

7)

Set O2 flow rate to 90 on the flow meter (black glass ball).

8)

Reset the control switches to center off position.

9)

Purge the furnace with O2 for 5min.

10) Use the elephant to take the wafer boat out of the tube.
11) Load wafers on the wafer boat with shiny side inward the elephant.
12) Push the wafer boat into the tube from the elephant.
13) 3 min. push of the boat to the middle of the tube.
14) 2 min. N2 purge.
15) Set tjie switches for O2 and N2 to manual.
16) Oxidize in dry O2 - keep the flow rate to 60 (black glass ball).
17) R eturn the switches to center off.
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18) 2 min. N2 purge.
19) 3 miri. pull of the boat in N2 out of the tube.
20) Unload wafers and replace the boat.
22) , Back off O2 overhead gas regulator.
23) Close O2 cylinder.

H2 B u r n O x id a tio n (W e tO x id a tio n )
1)

Furnace tube # 4 can be used only.

2)

Set the furniture tem perature - wait for stabilization (> 30 min.).

3)

Open O2 bottle and set the regulator to ~26.

4)

Open H2 bottle and set the regulator to ~15.

5)

Set the overhead gas regulators to 15/8 for 0 2/H 2 respectively.

6)

Set the control switches of O2 and N2 on back panel to manual

7)

Set O2 flow rate to 90 on the flow meter (black glass ball).

8)

Set the control switch of H2 to manual.

9)

Set H2 flow rate to 90 on the flow meter (black glass ball).

10) 2 min. purge of the tube with burning H2.
11) Set the control switch of H2 to center off.
12) Use the elephant to take the wafer boat out of the tube.
13) Load wafers on the wafer boat with shiny side inward the elephant.
14) Push the wafer boat into the tube from the elephant.
15) 3 min. push of the boat to the middle of the tube.
16) Set O2 flow rate to 60 (black glass ball).
17) 2 min. dry oxidation (for stabilization).
18) Set the control switch of H2 to manual.
19) Measure the oxidation time (keep the flow rate).
20) Return all control switches to center off.
21) 2 min. N2 purge.
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22) 3 min. pull of the boat in N2 out of the tube,
23) Unload wafers and replace the boat in the tube.
24) Back off the overhead gas regulators for O2 and H2.
25) Close O2 and H2 cylinders.

N itro g e n (N2) A n n eal
1)

Furnace tube # 8 to be used only.

2)

Follow the steps 4-22 of dry O2 oxidation, substituting N2 for O2. No
need to turn on oxygen at all.

A p p e n d ix Es L P C V D O p e r a tin g P r o c e d u r e

The Low Pressure Chemical Vapor Deposition (LPCVD) of polysilicon is
performed in a microprocessor controlled, vacuum pumped, radiant heated
quartz furnace.

L P G V D O peration
1)

Set the furnace temperature - profiled for 5800C to 7100 C.
Back : +59.1 = 608 0C
Center : 601.0 = 600 0C
Front :+46.3 = 592 VC

2)

Change the wafer boat, if necessary.
There are corresponding wafer boats for 3" and 2" wafers.

3)

Turn on the pump system by pressing black button on the overhead.

4)

Open N2 and AUX Air gang valves on the overhead control cabinet
(vertical position).

5)

Switch 1,-2, and 3 up (flood tube with N2).

6)

Check the pressure of the tube.
When the pressure is > 760 Torr, the system is ready for loading.

7)

Open the loading door, pull out the wafer boat, and load wafers.

8)

Push the boat to the center of the tube.
Push until the push-rod end aligns to the square entrance.

9)

Close the loading door - make sure the flap is all the way down.

10) Open SiH4 and N2 pump/purge valves in the control cabinet overhead
(vertical position).
11) Open N2 cylinder, set N2 to 32 psi (usually set).
Switch 17 down, set the flow rate to 10 on the flow meter, and switch 17
back up.
12) Open SiH4 cylinder.
Regulator for the tank is always set (Dp not change).
13) Switch I, 2, and 3 down (stop all N2 flow).

14) Turn the key to ’EXAM LOAD’ and then to ’AUTO’.
15) Change the controller program a t this time, if necessary.
16) Set SiH4 mass flow controller to desired flow rate (50 seem).
17) Select program # ( # 1) and press ’SYS RESET’.
18) Turn the key t o ’MANUAL’ a:nd then t o ’RUN’.
19) Turn the key switch from ’MANUAL’ to ’AUTO’.
Now the deposition is proceeding under microprocessor control, and if
the program aborts for any reason, immediately turn off the SiH4 gang valve.
Check the system to determine what caused the malfunction. If the abort is
due to a programming fault, then check and correct the program. However,
if the fault is mechanical in nature (i.e., valve, pump, mass flow controller,
etc...), then continue to purge the tube and pump housing with N2 and alert
lab personnel to determine exact cause and potential hazard.
20) When the process is completed, close all 4 switches (SiH4, N2
pump/purge, N2, and Aux Air gang valves) in the control cabinet
overhead.
21) Close SiH4 and N2 cylinders.
22) Turn the key from ’AUTO’ to ’MANUAL’, then press ’SYS RESET’.
23) Open the loading door, remove the boat, unload wafers, replace the
boat to the center of the furnace tube, and close the loading door.
24) Turn off the pump system power by pressing red button on overhead.

A p p en d ix F: PECVD O p e r a tin g P r o c e d u r e

Plasma Enhanced Chemical Vapor Deposition (PECVD) has been used
for more than 50 years to form metallic, semiconducting, and insulating thin
film for a variety of applications. The use of a radio frequency (rf) glow
discharge has become an attractive method for carrying out low tem perature
CVD, because the development of low-temperature processes has become
essential to the continuing development of smaller, faster solid-state devices
and circuits. In PECVD, high-energy electrons break chemical bonds,
thereby promoting chemical reactions a t reduced tem perature and allowing
temperature to be used as a variable to tailor film properties.
This section contains the procedure and settings for depositing a-Si:H
using PECVD technique.

Pre-D eposition Set-U p
1)

Inspect overall system integrity.
Insure plugs are positioned an wall sockets for the Plasma Etch
Unit (PEII-A), the Plasma Deposition Unit (PDII-B), the Exhaust
Heater Controller (EHC), the Exhaust Valve Controller (EVC), and
the Pump Switch Assembly.
Also, insure th a t the gas and exhaust lines are intact and not
kinked and th a t the pumps and water lines are not leaking.

2)

Open N2 cylinder and set the regulator to ~3 psi.
Make sure N2 makes bubbling through the water.

3)

Open the House N2 valve, Air valve, and W ater Supply and Return

4)

Lines.
\
Insure th a t the Ar tank is open (normally it is open). If not, open it.

5)

Turn on POWER on the PEII-A, EVC, and EHC.

6)

Set the EHC to 6 on the left switch (coarse control) and 4 on the right
switch (fine control) located under the table, i.e. 6/4.

7)

Turn on the mechanical pump and the oil filtration pump.

8)

Push on the HEATER on the PDII-B and set the tem perature to a
desired value (275 *C for a-Si:H deposition).

9)
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Open the VENT valve on the PEII-A.
Wait for about 10 sec. until the pressure becomes atmospheric pressure
and the top chamber lid is loose. Then close the VENT valve.

)

Open the chamber lid and place wafers on the plate concentric to the
center. Then close the lid.

11) Insure the EVC control switch is set to OPEN and open the SOL’N
' ■valve. .
12) When the pressure becomes ~0.5 Torr, open GAS 2 (Ar) and set the Ar
flow rate so th at the pressure becomes ~200 mTorr.
W ait for the tem perature to stabilize to its set value (275 ° C here). It
takes about 30 minutes.

o-Si:H D eposition
1)

Insure the PDII-B/PEII-A switch on rear of the PEII-A is set to PDII-A
(toward the left wall)

2)

Set the DISPLAY CHANNEL to 3 on the PDII-B.
Press SET PT/READ switch to SET PT (upward) and adjust SET PT
screw for correct seem flow (40 seem here) on the display.

3)

Carefully open the SiH4 gas line and cylinder.

4)

Switch off the GAS 2 (Ar).
Switch on the GAS I (SiH4) when the pressure becomes ~100 mTorr.
Switch on 3 (green light) on the PDII-B.

5)

Change the EHC setting to 5/ 6.

6)

Set the EVC control knob to AUTO mode.
If the pressure is different from the set valve, adjust the pressure to the
desired value (400 mTorr here) using the controller on the EVC.

7)

Turn the power knob fully c.c.w. and turn on the plasma power.
Turn the power knob c.w. to set to the desired power level (5W here).

8)

W ait the desired time for deposition.

no
S h u ttin g Down th e System
1)

Turn the power knob fully c.c.w. and turn off the plasma power.

2)

Turn the EVC control knob to OPEN and turn off the switch 3 on the
PDII-B.

3)

When the pressure reaches about 100 mTorr, turn off GAS I (SiH4) and
turn on the GAS 2 (Ar) .
Then increase the Ar flow rate until the pressure exceeds 0.5 Torr.

4)

Close SiH4 gas line and cylinder.
Turn off POWER on the PDII-B.

5)

W ait for 25 minutes or more. This is extremely im portant purge step!!!

6)

Turn of the GAS 2 (Ar).
Open the VENT valve and wait for about 10 sec.
Close the SOL’N valve.

?)

W ait for about 30 sec. and close the VENT valve.
Open the chamber lid, unload the wafers, and close the chamber lid.

8)

Cleaning the chamber - Refer to the next section.

9)

Open the SOL’N valve.
W ait until the pressure does not drop any more (< 100 mTorr).
Close the SOL’N valve.

10) Turn off EVC, EHC, mechanical pump, and PEII-A.
Close N2 valve, Air valve, and two W ater lines.
Close N2 cylinder.

C leaning th e Cham ber
1)

Set the PDII-B/PEII-A switch on the rear of the PEII-A to PEII-A.

2)

Open the SOL’N valve.
Wheh the pressure becomes ~0.4 Torr, turn the EVC control knob to
v'-.':AU^O;:;-

3)

Open O2, CH4 cylinders.

4)

Turn on the GAS I (O2 and CH4 mixture).
Adjust the flow rate s 0 2:CH4 = 1:4 (7:28 on the flow meter).

Ill

5)

Turn the power knob fully counter-clockwise.
Turn on the POWER on the PElI-A.
Slowly keep increasing power fully without making a flash in the
chamber.

6)

The power will increase as the plasma etches the chamber.
W ait until the power becomes about 497 watts.

7)

Turn the power knob fully counter-clockwise
Turn off the POWER on the PEII-A.

8)

Turn the EVC control knob to OPEN.
Turn off the GAS I (O2 and CH4 mixture) and turn on the GAS 2 (Ar).
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A p p e n d ix G: M e ta lliz a tio n P r o c e d u r e (A u to M od e)

In this research, metalization was performed using Perkin-Elmer RF
Sputtering Systems. The sputtering systems can deposit a wide variety of
materials onto substrates such as ceramics, metals, plastics, glass, and
semiconductors. Resulting thin films can range in thickness from a few
angstroms up to a fraction of millimeter. They also can sequentially deposit
up to three different materials onto a single substrate, thus attaining
sandwich-structured films such as multi-layer optical interference filters or
semiconductor devices. The systems also can be used for sputter-etching, a
process in which m aterial is removed from, rather than deposited on, the
Substrate.
This section contains the procedure and settings for depositing A1-1%SI
for metallization.

V enting and L oad in g/U nloadin g Procedure
1)

Check the log-book to make sure the system is ready for operation.
If the key is not in AUTO, turn it to AUTO.

2)

Turning off the ion gauge.
Set the gauge function switch to ST2 (chamber thermocouple gauge).
- Set the gauge mode switch to AIR-HOLD (air calibration).

3)

Press START and VENT simultaneously.
The HIGH-VAC valve will close (LED off) immediately, if open.
After a short delay (~5 sec.), the VENT valve will open (LED on).
This backfills the chamber with N2.
W ait until one hears a ’click’ indicating th at the chamber is at
atmospheric pressure. It takes about 4^5 min.

4)

Press and hold the HOIST UP position in order to raise the sputtering
head until the J-arm clears the chamber walls.

5)

Check the TABLE POSITION.
- If the TABLE POSITION is not set to TABLE 3, then turn on the
main power switch of the RF generator (located on the front panel of
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the generator, which is on the floor to the left of the system), change
the table position to TABLE 3, and turn off the power. - If the TABLE
POSITION is set to TABLE 3, then take the pallet under TARGET 3
out of the chamber.
6)

Load/Unload the wafers on/off the pallet and slide it back into the
chamber.
Insure the pallet does not touch the outer edge of the table.
Make sure th a t the J-arm /substrate is correctly positioned under the
target.

7)

Press and hold HOIST DOWN position to lower the sputtering head
until motor quits.
- Align the top and the bottom and be careful not to pinch fingers.

8)

Press START and PUMP simultaneously.
After a short time (~5 sec.), the ROUGHING VALVE will open
(LED on). This connects the mechanical vacuum pump to the
chamber.
When the pressure reaches the crossover point (TRIP LED on), the
ROUGHING VALVE will close. After a short delay (< 5 sec.), the
HIGH-VAC valve should open (LED on), and the pressure should
decrease quickly.
If the pressure is too high for the crossover, the TRIP LED will turn off
and the pressure will increase. If this happens, repeat step 8.

9)

When the pressure decreases quickly after the trip point, turn on ion
gauge.
- Turn the gauge mode switch to ARGON-AUTO.
- Turn the gauge function to .1 position.
- Press FILAMENT momentarily (~ l/2 sec.).

10) W ait until the pressure goes down to 2-3xlQ-7 Torr. This usually takes
2-3 hours after the HIGH-VAC valve is opened.

P rocedure
I)

Push START and GAS simultaneously.
The GAS mode will close THROTTLE VALVE (LED on) and the
pressure will go down up to a little (still < IO-6).
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2)

Set the gauge function to ST2 and the gauge mode to ARGON-AUTO.

3)

Check if the Ar tank is open (it should be always open), and admit the
Ar sputtering gas to the chamber by opening the right toggle switch on
the sputtering head (switch up = open).

4)

Adjust the Ar flow so th at the pressure becomes about 8 mTprr using
the needle valve on the sputtering head (usually value is ~18).

5)

T u rn o n th e m a in p o w e rs w itc h o fth e R F g e n e ra to r.
W ait 60 seconds for the generator to warm up.
Select TARGET I (Al-Si) on TARGET SELECTOR and TARGET 3 for
TABLE POSITION to move the wafers away from the TARGET I
during presputter.

6)

Select the SPUTTER DEPOSIT mode.

7)

Turn the POWER ADJUST potentiometer fully counter-clockwise and
turn on the POWER switch on the sputtering head (light will come on).

8)

One can tune the system for a minimum in the reflected power by
adjusting the tuning capacitor (TUNE) and the load inductor (LOAD)
located on the front panel of the sputtering head.
Keep the reflected power below 20 watts while testing and about 10
watts while sputtering. Optimum position is about 6.2 for the LOAD
and about 4 for the TUNE.

9)

Start tuning up the power until the forward power becomes 300 watts.
Make sure the reflected power is still low.
Plasma (usually blue light) will appear when tuning up the power.

10) Keep an eye on the power gauge. The reflected power may go down
after 1-2 min. since the presputter etches the surface (oxide and/or
nitride) of the target.
11) Retune the system until the reflected power becomes less than 10 w atts
with the forward power being 300 watts.
12) Run for the desired amount of time (10 min. here) after settling down.

Sp uttering Procedure
I)

Adjust the POWER ADJUST to set the forward power to 100 watts.
The reflected power may change. If that happens, tune the system
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again.
2)

Set the TABLE POSITION to TARGET I (Al-l%Si).
Make sure TARGET I is set for the TARGET SELECTOR.

3)

Start sputtering for desired time (30 min. here) and fill in the data.

4)

When the sputter is done, turn the POWER ADJUST knob fully
counter-clockwise and turn off the POWER Switch.

5)

Close Ar gas by closing the toggle switch on the sputtering head (switch
down = closed).

6)

Change the TABLE SELECTOR to TARGET 3 and wait until the table
gets to the right position.

7)

Turn off the mhln power switch on the RF generator.

8)

Unload the wafers following the procedure described in earlier section.
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A p p e n d ix H; E le c tr ic a l T e s t P r o c e d u r e s

All tests were performed using the HP4145A Semiconductor Param eter
Analyzer after the devices were packaged in a dual-in-line package (DIP) for
stability and accuracy. The 4145A is a fully automatic, high performance
instrument designed to measure, analyze, and graphically display the DC
parameters and characteristics of diodes, transistors, ICs, solar cells, and
wafers during the fabrication process.
It is equipped with four
programmable stimulus/measurement units (SMUs). Each SMU can be
programmed to function as a voltage source/current monitor or a current
source/voltage monitor. Mode changes and channel reassignment are fully
automatic, eliminating test lead connection changes. This feature simplifies
operation and significantly increases measurement speed and reliability.
Measurement setups can be done manually for every measurement or up
to 43 user-generated measurement setups (or 10 sets of measurement results)
can be stored on a single built-in flexible-disc. The 4145A also can be
remotedly controlled via the HP-IB (Hewlett-Packard Interface Bus), a
carefully defined instrument interface, which is used to pass program control
between the controller and the various instruments and wafer prober.
In this research, the HP9845A desk top computer was used to process
the measurement data initially and then to transm it the data to the host
computer, VAX 11/780. The host computer can then use this data to
attach numerical values to device param eters and determine distribution
patterns. Measurement setups for the transistor measurements are written
in a control program, called "UNIXA", which is saved on a flexible disc.

L o ad ing T e s t P ro g ra m in to H P 9845A
1)

Hold down CONTROL then press STOP on the 9845A key board to
reset the 9845A.

2)

Type M ASS S T O R A G E IS ":F 8". to specify the mass storage unit to
be a flexible disc.

3)

Press EXECUTE.

4)

Insert the flexible disc into disc drive.
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5)

Type LOAD "U N IX A m and press EXECUTE.

6)

W ait for the light on the disc drive to be turned off.

7)

Take the flexible disc out of disc drive.

Setting Up th e T est Station
1)

P ut the socket board with a 24-pin dual-in-line socket in the 16058A.

2)

Set up the 16058A’s Personality Board as follows:
SMUl
SMU2
SMU3
SMU4

: emitter
: base
: collector
: N /A

4)

Insert the dual in-line package (DIP) containing bonded devices into the
DUT socket.

5)

Turn on the 4145A.

The HP16058A Test Fixture is designed for use with the HP4145A. The
16058A holds the device to be tested with the 4145A, and provides all
necessary connections to the test input/output terminals of the 4145A. For
stable and accurate measurements at extremely low current levels, the
16058A is equipped with an electrostatic light-shielding cover. To facilitate
testing various types of devices, eight interchangeable socket bonds and
three types of special plug leads are furnished with the 16058A.

M easurem ent and D ata C ollection
All measurements are directed by the control program called "UNBCA".
The program starts by prompting the inputs for the Die, Device, and Date.
These procedures are for making new directories with these names in a
directory /a /p o ly /d a ta . It also asks whether the default values would be
used or not for the limits. The default values are generally used nevertheless
the user can change the limits.
When these are done, the 4145A starts to test a device, graphically
display the characteristics. There are six test routines; I-V characteristics of
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base/em itter with reverse and forward bias, I-V characteristics of
base/collector with reverse and forward bias, Ict^ ce static collector
characteristics with changing Ig, and Ic-Vbe & Ib-V be characteristics using
Gummel plot. The 9845A collects the data and saves it in the buffer
temporarily after each measurement. When testing is over, the 9845A sends
all data into a file in the designated directory.
1)

2)

Press RUN to connect the 9845A to ECN UNIX system.
Then the UNIX system will type a short message and wait for a login
name.
Type login name (polye) and press CONT.
Even though the message does not show the prompt "login:", you will
see it when the login name is typed and CONT is pressed.

3)

Press K2 (LOCAL ECHO ON /O FF) in Special Function Keys sO th at
UNIX will not print (or echo) w hat you type on the terminal screen.

4)

Type password and press CONT.

5)

Press K 2 to turn echo on then UNIX will prompt with "$" for input,

6)

Press KO (UPLOAD/DOWNLOAD) in Special Function Keys to run the
program "UNDCA".

7)

The program will prompt your input. An example is as follows:8

.

8)

"

....

•

;'

;
' ';
.

PROMPT

INPUT

Die?
Device?
Date?

v3-ii-36
lcon3
1-1-88

'

■■■ ■■

’

■'

■■

- - . . - V . - : . 1: . /

Respond to the prompts by giving names for each prompt as shown
above.
If the default values are to be used, type "y" to the last prompt.
If "n" is typed, the program will ask you to type all the linnt values.
After the default values are determined the program will sta rt to test
the devices and send the d ata to a designated file.

G en er a tin g D e v ic eP a r a in ete rs
When the data is transferred and stored in a file /a/polye/data/v3-ii3 6 /lco n 3 /data, as an example, it is composed of a column of numbers. This
data is converted into device param eters by using a program written in C
language ,which is called ".ff.c". Running the executable file ".ff" calculates
the device param eters and store them in three different files; "11", "line", and
beta . A file called "beta" consists of only device name and beta value.
Both "11" and "line" have same param eters with slightly different format. An
example of each is shown in Figure H .l. There is another program called
.format.c", which not only calculates the device parameters but also creates
plots from the data by executing ".format". This file contains Qplot
commands th a t are used to plot one vector versus another on various
graphic devices.
The device param eters of a set of devices can be collected in one file by
concatenating the files named as "line" of a set of devices.12
1)

Type "pwd" to see what the current working directory is.

2)

If the current directory is /a/polye / data /Die /Device, type ".ff" to
create "line", "11", and "beta".
If the current directory is not /a/polye/data/D ie/D evice, change the
current directory to th a t and execute ".fif".

